SonoField-FPGA | 128 TX / 8 RX | 单张全系统原理图

阵列 x2 · 原理图 x21 · 12 mm 偏移图中心间距 · 128 mm 之下面间距（96 · 115 mm 可调）

全分布像 | 20mV? · 采集从 FPGA 主模板 4 片 TX 扩展板 · 8ch RX 前端采集共用参考时钟 · 注意电源

上阵列 | 64 路发射

























数字前引 · 每半阵路与 AGC

































下阵列 | 64 路发射

















时钟 | 前馈、放大、偏置与测量













分电轨及传电源 · 监测监测





























核心板逻辑接口及环境

网络与安全边界

所有 10 千兆网络链路 · UPPER_TX_00 ~ 03 / LOWER_TX_00 ~ 03 · 不使用外部链路端口。

所有板间电缆 · 以及连接到外部设备的电缆连接 · 不使用电 · 电缆连接必须 IEEE802.3。

DATA_OUT[0 : 31] [RX 0 : array_length - 1] · 32 bit 每 帧 64 bit / 帧 每 1 μs · 1Gb。

TX_CTRL · 发射控制 · 下行 FPGA 到 FPGA 的发射控制信号 · 时钟为 FPGA 内主时钟同步。

TX_0 ~ 3 · 4 个 FPGA 间 · 共 4 对 LVDS 差分 · 用于 start/stop 和 pulse 时序同步 · 线上传输延迟。

参考时钟和环境传感器 · 共享 REF_CLK · 为 ADC 采样时钟和环境传感器提供参考时钟。

电源和监测通过 PCIe 和 I²C/SMBus · 与数据传输通过不同连接器。