
The New Age of Open Source Silicon



Tim Edwards
SVP Analog & Platform



efabless.com





Open Circuit Design opencircuitdesign.com




















130nm SCMOS



130nm SCMOS


https://github.com/google/skywater-pdk





efabless


The "Caravel" harness chip





The "Caravel" harness chip

RISC-V processor




efabless

user project area


The "Caravel" harness chip

RISC-V processor






Your project here!



Projects on Google/SkyWater MPW-One

https://efabless.com/open_mpw_shuttle_project_mpw_one



Your project here!


PDK = "Process Design Kit"

SKY130

SKY130


130 nm

SKY130



*caveat: for obscure reasons, the minimum size device in the SKY130 process is actually 150 nm...





Public repository

Documentation

► PDK Library and files

Public repository

→ Documentation

► PDK Library and files

Community

Public repository

→ Documentation

https://skywater-pdk--136.org.readthedocs.build

► PDK Library and files

Community

Public repository

→ Documentation

https://skywater-pdk--136.org.readthedocs.build

► PDK Library and files

https://github.com/google/skywater-pdk

→ Community

Public repository

→ Documentation

https://skywater-pdk--136.org.readthedocs.build

→ PDK Library and files

https://github.com/google/skywater-pdk

Community




https://join.skywater.tools

open_pdks

http://opencircuitdesign.com/open_pdks https://github.com/RTimothyEdwards/open_pdks

open_pdks

http://opencircuitdesign.com/open_pdks https://github.com/RTimothyEdwards/open_pdks



open_pdks


Steps to installing the SKY130 PDK

- 1. Clone the repository "git clone https://github.com/RTimothyEdwards/open_pdks"
- 2. Run "cd open_pdks"
- 3. Run "configure --enable-sky130-pdk"
- 4. Run "make"
- 5. Run "sudo make install"

Tools Currently Supported by Open_PDKs

Magic

http://opencircuitdesign.com/magic



Tools Currently Supported by Open_PDKs

Klayout


https://www.klayout.de

```
# The MCell declaration for the circle
class StarPCell < PCellDeclarationHelper
  include REA
  def initialize
   # Important: initialize the super class
   # declare the parameters
   paramiti, TypeLayer, 'Layer', mefault Lawerland news.
   param(:rl, TypeOouble, "Inner radius", idefault - 1, inst - param
                                                                                        · 医克里里克里里里里里里里里里里
   paramitr2, TypeDouble, "Outer radius", default - 1
   paramiin, TypeInt, "Number of rays", idefault - 11)
   parantida, TypeInt, "May angle", idefault - 1, iunit - 'mig'
  def display text impl
   # Provide a descriptive test for the cell
   def produce impl.
   # This is the main part of the implementations pound the in-
                                                                                                                                                            metal1.drawing - 45/252
   a compute the ray parts and produce the polypool
                                                                                                                                                            metalt label - 45/237
  d - Math - PI - da - 0.5 / 188.0
  8 = 9.0
  n, times do 1
      DPoint new[rl = Math.cos[a - d], rl = Math.almia | d]
      DPoint : new[r] = Math.cos(a = d), r1 = Math.sis(a = d)].
                                                                                      THE RESERVE THE PERSON NAMED IN COLUMN 2 IS NOT THE OWNER.
      DPoint: new(r2 = Rath.cos(a = d), r2 = Rath.sin(a = d)
      proint new(r2 = Math.cos(a - d), r2 = Math.gim(s - d))
    cell.shapes({ layer).insert(OPelygom.obw(Spck))
    a -- Math |PI = 2 / H
   end
 end
end
```

Tools Currently Supported by Open_PDKs

Openlane


https://github.com/The-OpenROAD-Project/OpenLane



Tools Currently Supported by Open_PDKs

Xschem

https://github.com/StefanSchippers/xschem



Tools Currently Supported by Open_PDKs

Netgen

http://opencircuitdesign.com/netgen


```
tkcon 2.3 Main
 File Console Edit Interp Prefs History Help
  Class: VDDPADEC
                               instances
                                instances
  Class: axtoc02_3v3
Class: raven soc
                               instances
                               instances
                                instances
  Class: BT4F
                               instances
                               instances:
  Class: arcoc01_3v3
                                instances
  Class: acsoc04 1v8
                               instances:
  Class: CORNERESDF
                               instances:
  Class: DFRX2
                               instances
  Class: apllc03 1v8
                               instances
  Class: LOGIC1 3V
Class: adacc01 3v3
Class: GNDORPADF
                                instances:
                               instances
                               instances:
  Class: BBCUD4F
                                instances:
  Class: aadcc01 3v3
                               instances:
  Class: VDDPADF
                               instances:
  Class: atmpc01_3v3
Class: AMUX4_3V
                               instances
                               instances:
  Class: LOGICO_3V
Class: BBC4F
                               instances
                               instances:
                                instances
  Class: abgpc01_3v3
                               instances
                               instances:
  Class: raven_spi
                                instances:
  Class: dn
                               instances
  Class: VDDORPADF
                                instances:
  Class: POWERCLITYDD3EC
                               instances
                               instances:
  Class: acsoc02 3v3
                                instances:
  Class: acsoc01 3v3
                               instances.
  Class: AMUX2_3V
                               instances:
                               instances:
 Circuit contains 1616 nets.
Circuit 1 contains 542 devices, Circuit 2 contains 536 devices. *** MISMATCH ***
Result: Netlists do not match
Logging to file "comp.out" disabled
LVS Done.
```

```
mrxvt
                                                                                       X ?
 BT4FC (1)
 aadcc01_3v3 (2)
                                             |aadcc01_3v3 (2)
 aopac01_3v3 (1)
                                             |aopac01_3v3 (1)
 acsoc02_3v3 (1)
                                             |acsoc02_3v3 (1)
 LOGIC1_3V (4)
                                             LOGIC1_3V (4)
 XSPRAMBLP_1024X32_M8P (1)
                                             |XSPRAMBLP_1024X32_M8P (1)
 adacc01_3v3 (1)
                                             |adacc01_3v3 (1)
 raven_soc (1)
                                             |raven_soc (1)
 LOGICO_3V (13)
                                             |LOGICO_3V (13)
                                             DFRX2 (3)
 DFRX2 (3)
 IN_3VX2 (1)
                                             IN_3VX2 (1)
                                             abgpc01_3v3 (1)
 abgpc01_3v3 (1)
 dn3 (1)
                                             |dn3 (1)
                                             acsoc01_3v3 (1)
 acsoc01_3v3 (1)
 aporc02_3v3 (1)
                                             |aporc02_3v3 (1)
 AMUX4 3V (4)
                                             IAMUX4 3V (4)
 acmpc01_3v3 (1)
                                             |acmpc01_3v3 (1)
 arcoc01 3v3 (1)
                                             |arcoc01 3v3 (1)
 Number of devices: 542 **Mismatch**
                                             |Number of devices: 536 **Mismatch**
 Number of nets: 1615 **Mismatch**
                                             Number of nets: 1616 **Mismatch**
 NET mismatches: Class fragments follow (with fanout counts):
 Circuit 1: raven
                                             |Circuit 2: raven
 Net: VDD3V3
  raven_spi/vdd3 = 1
                                               raven_soc/overtemp_ena = 1
   cmm5t/1 = 160
                                                LS 3VX2/A = 1
   LS_3VX2/VDD3V3 = 6
```

Tools Currently Supported by Open_PDKs

Ngspice

https://ngspice.sourceforge.net



Tools Currently Supported by Open_PDKs iverilog

https://iverilog.icarus.com

qflow

http://opencircuitdesign.com/qflow

IRSIM

http://opencircuitdesign.com/irsim

xcircuit

http://opencircuitdesign.com/xcircuit xyce

https://xyce.sandia.gov

fun fact: These slides were drawn with xcircuit!

SkyWater SKY130 Libraries

1. Digital standard cells

```
sky130_fd_sc_hd sky130_fd_sc_hdll
sky130_fd_sc_hs sky130_fd_sc_ms sky130_fd_sc_ls
sky130_fd_sc_lp sky130_fd_sc_hvl
```

2. Primitive devices / analog

```
sky130_fd_pr
```

3. I/O cells


```
sky130_fd_io
```


4. 3rd-party libraries


```
sky130_ml_xx_hd
sky130_sram_macros
```


PDK (e.g., SKY130) Installed Filesystem Structure

/usr/share/pdk/ sky130A/










Open-Source EDA Tools Open PDKs Project Filesystem Structure

project_root/


e.g., "my_sky130_project"

Open PDKs Project Filesystem Structure



e.g., "my_sky130_project"

Open PDKs Project Filesystem Structure



Open-Source EDA Tools Open PDKs Project Filesystem Structure

Project Management


/usr/share/pdk/scripts/project_manager.py

(work in progress)

Layers


SKY130

Layers



5 layers of aluminum metal


Layers




Titanium Nitride (TiN) aka "Local interconnect"

sky130_fd_sc_hd__nand2_2 local **ARIVER** interconnect (blue) local B interconnect (blue) strapped with metal1 (ANH) (purple)


Layers




back-end metal stack




front-end layers




front-end layers




high voltage layer (HVI)




MiM cap layers



Redistribution layer




Redistribution layer




Devices

Devices




Devices




Devices

polysilicon resistors




Devices

diffusion resistors




Devices

pwell resistor



Devices

Discrete widths



width = $0.35 \mu m$

width = $0.69 \mu m$


width = $1.41 \mu m$

width = $2.85 \mu m$

width = $5.73 \mu m$

Devices

Reference layouts



RF 0.18V pFET


4 fingers

width = $3.0 \mu m$

length = $0.15 \mu m$

Devices

Hidden mask layers



Libraries

Libraries


Digital standard cells

I/O cells

Primitive devices and models

Understanding the SkyWater PDK Libraries

Digital standard cells



Libraries

Digital standard cells

Naming convention:

sky130_*vendor*_*library*-*type*[_*name*]

Libraries

Digital standard cells

Naming convention:

sky130_*vendor*_*library*-*type*[_*name*]

sky130_fd_sc_hd

foundry

standard cells

high density

Libraries


Digital standard cells

Naming convention:

sky130_*vendor*_*library*-*type*[_*name*]


library: sky130_fd_sc_hd

cellname: sky130_fd_sc_hd__nor2_2




Libraries

Digital standard cell abutment (when placed manually)




correct: abutment boxes touching





too far apart





too close together

Libraries

Digital standard cells

Documentation??






Figure 3: GPIO V2 Block Diagram






sky130_ef_io__vccd_lvc_clamped2_pad

Libraries


primitive devices and models



Libraries

primitive devices and models

sky130_fd_pr



RF frequency reference layout

RF 0.18V pFET

4 fingers

width = $3.0 \, \mu m$

length = $0.15 \mu m$

Libraries


primitive devices and models sky130_fd_pr



vertical parallel plate capacitor (vpp cap)

cap_vpp_06p8x06p1_l1m1m2m3_shieldpom4

Libraries
SRAM
sky130_sram_macros
sky130_fd_bd_sram
openRAM
foundry (not yet available)




dual-port SRAM bit cell

Libraries

NVRAM

SONOS nFET transistor



or. . . How can you design something?


A simple manual design flow

1. Schematic

A simple manual design flow

1. Schematic

xschem



A simple manual design flow

1. Schematic ngspice (analog simulation)
xschem paw (waveform viewing)





A simple manual design flow

1. Schematic




2. Layout






A simple manual design flow

Parameterized devices in magic




A simple manual design flow

Parameterized devices in magic




A simple manual design flow

Parameterized devices in magic




parameter selection window




A simple manual design flow


Example initial layout of devices in magic, imported from schematic





A simple manual design flow

Analog example layout work in progress in magic









Backend validation DIY

Running a simple example through the entire validation flow

- 1. xschem Create a schematic
- 2. ngspice Simulation validation
- 3. magic Layout, DRC validation
- 4. netgen LVS validation