Skip to content
@lowRISC

lowRISC

Collaborative engineering for open source silicon

Pinned repositories

  1. OpenTitan: Open source silicon root of trust

    SystemVerilog 821 215

  2. Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog 394 187

  3. The root repo for lowRISC project and FPGA demos.

    SystemVerilog 486 131

Repositories

Top languages

Loading…

Most used topics

Loading…

You can’t perform that action at this time.