

DM482e Specifications

Version 1.2, 06-2013

Table of Contents

TABLE OF CONTENTS	1
SECTION 1: SPECIFICATION CONDITIONS	2
SECTION 2: PIN SPECIFICATIONS	3
2.1 GENERAL	
2.2 DIGITAL GENERATION/OUTPUT PINS	3
2.3 DIGITAL ACQUISITION/INPUT PINS	4
2.4 ACTIVE LOAD PINS	4
2.5 OTHERS	4
2.5 PPMU PINS	
2.5.1 Typical Step Response	
2.5.2 Noise and Resolution vs. Measurement Aperture	9
SECTION 3: TIMING SPECIFICATIONS	11
3.1 SAMPLE CLOCK	11
3.2 GENERATION/OUTPUT TIMING	
3.3 ACQUISITION/INPUT TIMING	11
SECTION 4: WAVEFORM SPECIFICATIONS	13
SECTION 5: TRIGGERS	14
5.1 TRIGGER INPUTS	14
5.2 TRIGGER OUTPUTS	14
SECTION 6: MIPI	15
SECTION 7: OTHERS	16
SECTION 8: REVISION HISTORY	17
SECTION 9: CONTACT US	18

Section 1: Specification Conditions

This document contains the specifications and supplemental information of DM482e high speed digital waveform generator and analyzer with integrated pin electronics (PE) and per pin parametric measurement unit (PPMU) functions.

Specifications are the standards against which the DM482e is tested. Upon leaving the factory the DM482e meets these specifications. Supplemental and typical values are non-warranted, apply at 23°C, and are provided solely as useful information. Specifications are subject to change without notice.

The source and measurement accuracies are specified at the terminals under the following conditions:

- 1. Ambient temperature $23^{\circ}\text{C} \pm 5^{\circ}\text{C}$
- 2. After 30 minutes warm-up
- 3. 1 PLC aperture time, unless otherwise stated
- 4. Remote sense operation
- 5. Calibration period: 6 months

2.1 General

Specification	Value	Comments
Number of data pins	12 pins of Pin Measurement unit (PMU) enabled	
Direction control of data pins	Per pin	
Number of remote sense pins	12	All PMU-enabled pins have remote sense capability

2.2 Digital Generation/Output Pins

Specification	Value	Comments
Generation Signal Type	Single-ended, ground reference	
Programmable generation voltage levels	Drive Voltage High Level (VIH) Drive Voltage High Level (VIL) Drive Tristate (VT)	
Generation voltage range	-2V to 6V	
Generation voltage resolution	100UV	
Generation voltage swing	400mV to 8V	
Output Impedance	50Ω	Nominal
Maximum allowed DC drive per pin	±100mA	Nominal
Data pin tristate control	Per pin, per cycle	
Pin power-on state	Drivers disabled, high impedance (tri-state)	
Output protection	The device can sustain a short to any voltage between -2V and 6V provided that you observe the maximum drive strength limitations	

2.3 Digital Acquisition/Input Pins

Specification	Value	Comments
Acquisition Signal Type	Single-ended, ground reference	
Programmable acquisition voltage levels	Drive Voltage High Level (VIH) Drive Voltage High Level (VIL) Drive Tristate (VT)	
Acquisition voltage threshold	-2V to 7V	
Termination voltage resolution	600 uV	
Termination voltage range	oV to 6V	
Minimum detectable voltage swing	10mV	
Input impedance	High Impedance or 50Ω terminated into VT	
Input protection	The device can sustain a short to any voltage between -2V and 6V provided that you observe the maximum drive strength limitations	

2.4 Active Load Pins

Specification	Value		Comments
Programmable levels	Current Source (IOH) Current Sink (IOL)		
	Range	Resolution	
Load	-12 mA to +12mA	7 UA	

2.5 Others

Specification	Value	Comments
Clamp Voltage Range High Side (VCH)	-1.0V to 6.0V	
Clamp Voltage Range Low Side (VCL)	-1.5V to 5.0V	
Termination Voltage (VT)	-2.0V to 6.0V	

2.5 PPMU Pins

Specification	Value			Comments
Programmable levels	Force voltage (FV) Force current (FI) Voltage clamp high (VCH) Voltage clamp low (VCL) Range Accuracy Resolution			Voltage clamps are only active when forcing current Maximum accuracy at the
Force voltage (FV)	-2V to 6V	1% of value + 1% of range	8oouV	sense location with 1 50Hz PLC aperture
	Range	Settling time		
	2UA	301US		Typical rise time
Force voltage rise	20UA	27US		from 10% to
time (no load)	200UA	6.6us		90% of the final
	2mA	6.24US		value, 6V
	25mA	6.55us		
	Range	Settling time		Typical rise time from 10% to
Faran valtara rica	20UA	264us		
Force voltage rise time (1nF load)	200UA	24.4US		90% of the final
(2 1000)	2mA	6.6us		value, 6V These value represent the allowed load capacitance through a 1m SHC68-C68-D4 VHDCI cable to ensure a well- behaved transient
	25mA	6.46us		
	Range	Capacitance		
	20UA	ınF		
Load capacitance	200UA	10nF		
	2mA	50nF		
	25mA	50nF		response,
	Range	Accuracy	Resolution	Maximum
Force current (FI)	± 2UA	1% of value +	500рА	accuracy at the
	± 20UA		6.3nA	sense location
	± 200UA		6onA	with 1 50Hz PLC

DM482e Specifications

	± 2mA		8oonA	aperture
	± 25mA		14UA	
Aperture time range	1.25US to 200m	S		
Aperture resolution	1.25US			
	Range	Accuracy	Resolution	Maximum
Measure voltage	-2V to 6V	1% of value + 1% of range	150UV	accuracy at the sense location with 1 50Hz PLC aperture
	Range	Accuracy	Resolution	Maximum
	± 2UA		8nA	accuracy at the
	± 20UA	1	8nA	sense location
Measure current	± 200UA	1% of value + - 1% of range	3onA	with 1 50Hz PLC aperture
	± 2mA		45onA	
	± 25mA		9uA	
Voltage clamp high (VCH)	Range	oV to 6V		
Voltage clamp low (VCL)	Range	-2V to 4V		
Typical board temperature at Full Load	Initial: 45 °C Typical: 65 °C			Fan set to HIGH speed. FH and FL shorted for all 12 PMU channels. DICV at 25mA and 6V (12 hours duration). Board temperature will stabilize at 65°C

2.5.1 Typical Step Response




Figure 1: PMU Characteristic Step Response into a Capacitive Load 1nF in the 25mA





Figure 2: PMU Characteristic Step Response into a Capacitive Load 10nF in the 25mA






Figure 3: PMU Characteristic Step Response into a Capacitive Load 5onF in the 25mA

2.5.2 Noise and Resolution vs. Measurement Aperture

The following figure illustrates typical noise and resolution as a function of measurement aperture for the PMU.




Figure 4: Resolution VS NPLC

To derive a resolution in absolute units, complete the following steps:

- Select a voltage or current range.
- For a given aperture time, find the corresponding resolution.
- To convert resolution from ppm of range to absolute units, multiply resolution in ppm of range by the selected range.

For example, the DM482e has a resolution of 200ppm when set to a 1 PLC. In the 6V range, resolution can be calculated by multiplying 6V by 200ppm, as shown in the following example:

6V * 200ppm = 6 * 200 * 1×10-6 = 1.2mV

Likewise, in the 2mA range, resolution can be calculated by multiplying 2mA by 300ppm, as shown in the following example:

2mA * 300ppm = 2mA * 300 * 1×10-6 = 600nA

3.1 Sample Clock

Specification	Value	Comments
Sample clock source	Onboard Clock	
On board Clock	1KHz to 300MHz	
On board Clock frequency resolution	<0.1Hz	
On board Clock frequency accuracy	0.015% of value	
Sample clock relative delay adjustment range	±3.3ns	
Sample clock relative delay adjustment resolution	11ps	

3.2 Generation/Output Timing

Specification	Value	Comments
Maximum data rate per pin	300Mbps Supported for all logic families	
Maximum data pin toggle rate	150Mhz	
Data pin to pin skew	Maximum : ±500ps	
Data position mode	Delay from sample clock rising edge	
Output data delay frequency	All supported frequencies	
Output self-tune delay	NA	
Output data delay and data deskew resolution	11ps	

3.3 Acquisition/Input Timing

Specification	Value	Comments
Maximum data rate per pin	300Mbps Supported for all logic families	
Maximum data pin toggle rate	150Mhz	
Data position mode	Delay from sample clock rising edge	

DM482e Specifications

Input data delay frequency	All supported frequencies	
Input delay adjustment	±25 Sample clock cycles expressed as a time in seconds.	
Input self-tuned delay	ıns	
Input data delay and data de-skew resolution	11ps	

Section 4: Waveform Specifications

Specification	Value		Comments
On-board memory size (generation)	16 Mbit/pin		
On-board memory size (acquisition)	16 Mbit/pin		History RAM
	Clock mode		Generate continuous clock outputs
Generation mode	Vector mode		Generate a sequence of waveforms. Use vector file (*.vec) to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to output triggers.
Number of vector set per DM482e	32		
Number of timing set per DM482e	32		
Maximum data rate	Bidirectional	Dedicated Direction (Input- only/output only)	This applies to all pins
	200Mbps	зооМbps	

5.1 Trigger Inputs

Specification	Value	Comments
Sources	PXI trigger lines	PXI_TRIG[o:7] PXI_STAR PXI_LBL6 PXI_LBR6 PXIE_DSTARA PXIE_DSTARB
	Software trigger	
	External trigger 0-1	Can be used to trigger vector engine to start driving vector
Polarity	High, Low, Rising, Falling	Configurable
Pulse Width	>=200NS	

5.2 Trigger Outputs

Specification	Value	Comments
	PXI trigger lines	PXI_TRIG[o:7] PXI_STAR PXI_LBL6 PXI_LBR6
Sources	External trigger 0-1	External trigger 0-1 (to, t1) can be used in vector mode. When running in dual-site mode, trigger 0 is for site 0 whereas trigger 1 is for site 1.
Polarity	Active High	
Pulse Width	1US to 10MS	Configurable

Section 6: MIPI

Specification	Value		Comments
Number of MIPI	,		2 MIPI controllers available
Controllers	4		for each pin group
Full-Speed Clock	Minimum	32kHz	
Frequency	Maximum	26MHz	

Section 7: Others

1. Output

Front Panel Connectors: 68 position VHDCI receptacle

2. Dimension: 3U 2-slot space

Section 8: Revision History

1.0	DEC 2012	INITIAL RELEASE
1.1	JUN 2013	CORRECTED PIN ELECTRONICS DRIVER CURRENT SPECS
1.2	JUN 2013	ADDED MIPI SPECIFICATION

Section 9: Contact Us

To obtain service, warranty or technical assistance, please contact Aemulus.



Aemulus Corporation Berhad Krystal Point, B-2-04, B-2-05, B-2-06 & B-2-07 303, Jalan Sultan Azlan Shah, 11900 Penang, Malaysia Tel: +604 6446399

Fax: +604 6466799

Web: www.aemulus.com

Email: enquiry@aemulus.com

Product specifications and descriptions in this document are subject to change without prior notice.