UECS1013 Introduction to
Computer Organisation and Architecture
Lecture 5:
Computer Architecture &
Assembly Language
(ARM Processor)

References

ARM: Assembly Language Programming

- http://www.eng.auburn.edu/~nelson/courses/elec5260 626 0/ARM AssyLang.pdf
- A gentle introduction to ARM instruction sets

TDMI Instruction Sets

- http://www.ece.wisc.edu/~morrow/ECE353/arm7tdmi instruction set reference.pdf
- Summary of all instructions for ARM TDMI 7 instruction set

Hamacher

• Appendix D.4

Complex Instruction Set Computing (CISC)

- An architecture with complex instruction set which combines multiple operations within a single instruction. Shifts the burden to the processor (hardware) which has to implement complicated instructions.
- · Extensive instruction set. E.g. multi-clock complex instructions,
 - register-memory transfer + ALU operations
 - memory-to-memory data transfer: Move the content from memory location A to the memory location B

MOVE A. B

"LOAD" and "STORE" incorporated within this single instruction

- Most common microprocessors are based on CISC:
- Motorola 68000 family
- Intel x86 architecture based processors.
- System/360(excluding the 'scientific' Model 44), VAX, PDP-11, etc.

Complex Instruction Set Computing (CISC)

Pros

- Simple and smaller codes. Less instructions are needed per-program. This
 reduces the frequency of accessing the slow main memory.
- Smaller codes → consumes less memory → Save money (expensive during those days)
- Only requires a simple compiler since the micro program has taken care of the intermediate operations

Complex Instruction Set Computing (CISC)

Cons

- Many instructions are too specialized and infrequently used only 20% of the instructions are used in a typical program.
- Hardware tends to become more complex. Multiple operations lead to many different kinds of instructions that access memory.
- The complexity of instructions varies significantly
 - → Different instruction length (instruction alignment consideration)
 - ightarrow Execution time for fetch-decode varies (timing issues)
- CISC machines tend to become more complex for newer generations which are typically the superset of the older generations.
- Commands needs to be translated into a series of microcode commands for execution

 Tends to run slower than an equivalent series of simpler commands in RISC (do not require microcode translation).

Reduced Instruction Set Computing (RISC)

- Emerged around early 1980s with IBM 801, Stanford MIPS and UC-Berkeley RISC 1 and 2.
- Designers found that existing processor ISAs had extensive instructions that were too complex.
- Design philosophy: use the minimum set of instruction set to carry out all essential operations
 - Once cycle execution time: RISC processors have a CPI of one cycle owing to a simple instruction set
 - Pipelining: Allows the simultaneous execution of multiple instruction by breaking the instruction into multiple independent stages/parts.
 Large number of registers: The savings in complexity for a smaller instruction set
 - Lorge number of registers: The savings in complexity for a smaller instruction set translates to a larger number of registers. This helps to minimize the overhead caused by passing parameters on the stack (in the memory) by directing the subroutine to use a subset of registers

Reduced Instruction Set Computing (RISC)

- Consistency among instructions is achieved by
 - Using few simple instructions that are of the same length
 - Memory access is achieved only through explicit data movement commands such as the load and store instructions
 - Each instruction performs less work but instruction execution time among
- The complexity of the operations is moved from ISA to the domain of the assembly programmer/compiler → RISC requires more powerful compiler compared to CISC to translate high-level languages to machine languages
- The codes in RISC are longer than CISC but they run faster.
- Example RISC Processors:

Apple iPods (custom ARM7TDMI SoC) Apple iPhone (Samsung ARM1176JZF), Palm and PocketPC PDAs and smartphones (Intel XScale family, Samsung SC32442 - ARM9), Nintendo Game Boy Advance (ARM7), Nintendo DS (ARM7, ARM9), Sony Network Walkman (Sony in-house ARM based chip), Some Nokia and Sony Ericsson mobile phones

CISC versus RISC

CISC RISC $\frac{\#instructions}{\times} \times \frac{average \ \#cycle}{\times} \times \frac{duration}{\times}$ CPU Time =

- Speed up by reducing #instructions per
 Speed up by shortening average
- program
- Example:

MULT 2:3, 5:2

- · Emphasis on hardware
- · Memory-to-memory operations are allowed
- Transistors used for implementing a huge set of complex instructions
- Multi-clock, non-standardized length
- #cycle/instruction and seconds/cycle
- Example

LOAD A. 2:3. LOAD B. 5:2. PROD A. B. STORE 2:3 A

- Emphasis on software
- Register to register where LOAD and STORE are independent instructions
- Less transistors for core, resulting in larger register and cache size.
- Single-clock and common-length

Hybrid Processors

- Recent advances in compiler technology, compiler capability and memory speed and fabrication technology blurs the line between RISC and CISC
- Most modern microprocessor is a hybrid.
 - Modern RISC supports chips as much instructions as yesterday's CISC
 - Many CISC chips use many techniques which are previously only limited to RISC such as pipelining.
 - CISC and RISC systems are becoming more and more alike.

ARM Processor

- · ARM: "Advanced RISC Machine"
- · IP Core Provider:
 - Does not manufacture its own VLSI devices
 - Sells license to use its core design to electronic companies such as Apple, Samsung, Philips, ATMEL, Sharp, ST and TI.
- ARM is one of the most widespread processor cores in the world
 - In 2007, 98% of new cell phones uses ARM processor and as of 2009, 90% of all embedded 32-bit processors was an ARM. Recently, Cortex-A is used in IPAD.
- Why ARM?
 - Low power, low cost, tiny: Suitable for portable devices
- Good performance

ARM Processor


· ARM7 uses von Neuman Architecture (single bus for both data and instruction) while ARM9 and Cortex uses the Harvard Architecture (separate data and instruction

• We will be concentrating on ARM 7



ARM Processor

- All instructions are 32 bits long.
- Most instructions execute in a single cycle.
- Every instruction can be conditionally executed.
- RISC-based (load/store) architecture
 - Data processing instructions act only on registers
 - LDR and STR instructions for memory and register data
 - Combined ALU and shifter for high speed bit manipulation
 - Specific memory access instructions with powerful autoindexing addressing modes.
 - Flexible multiple register load and store instructions



Register Organization

- ARM has 37 registers in total, all of which are 32-bits
 - 30 general purpose registers
 - 1 dedicated program counter (PC)
 - 1 dedicated current program status register (CPSR)
 - 5 dedicated saved program status registers (SPSR)

N Z C V // Copies of the ALU status flags (latched if the instruction has the "S" bit set). * Condition Code Flags Interrupt Disable bits. I = 1, disables the IRQ. F = 1, disables the FIQ. $$\begin{split} N &= \text{Negative result from ALU flag.} \\ Z &= \text{Zero result from ALU flag.} \\ C &= \text{ALU operation Carried out} \\ V &= \text{ALU operation oVerflowed} \end{split}$$ T Bit (Architecture v4T only) T = 0, Processor in ARM state T = 1, Processor in Thumb state

Status Registers (CPSR and SPSR)

- Holds information of the most recently executed ALU operation if suffix "S" is attached to the instruction.
- Control the enabling and disabling of interrupts.
- Set the processor operating mode

Mode Bits
[4:0] define the processor mode.

Status Registers (CPSR and SPSR)

N Z C V

- N (Negative Flag)
 - Indicates a negative in the arithmetic operation
 - Example (Subtract 10 from R2)

SUBS R6, R2, R3 ; R2 = 2, R3 = 10

(CPSR will be updated, N = 1) SUB R6, R2, R3 ; R2 = 2, R3 = 10

(CPSR will NOT be updated, N is not updated)

Status Registers (CPSR and SPSR)



Z(Zero Flag)

- Indicates a zero in the arithmetic operation
- Example (Subtract 10 from R2) SUBS R6, R2, #10 where R2 = 10

C(Carry Flag)

- Operations (e.g. addition) results in carry
- Example:

ADDS R6, R2, #0xFFFFFFF where R2 = #0xFFFFFFFF = -1

- Does not necessarily cause overflow. For example, addition of negative numbers may generate a carry but no overflow.

Status Registers (CPSR and SPSR)



· V (Overflow Flag)

- An arithmetic overflow has occurred.
- Example: ADDS R6, R2, #0x7FFFFFFF where R2 = #0x7FFFFFF

Two positive number produces a negative number in 2nd Complement!

Program Counter

- PC is used to point to the next instruction to be executed
- All instructions are 32 bits in length and therefore all instructions must be word aligned
- Therefore the PC value is stored in bits [31:2] with bits [1:0] equal to zero (as instruction cannot be halfword or byte aligned).

Example: A + B

 Currently executed instruction is at address 0x4000

PC 0x00004004

0x4000 LDR R1, A 0x4004 LDR R2, B 0x4008 ADD R1, R1, R2


Operating Modes

- Although there are 37 registers in total, a programmer have access to maximum of 17 registers in user mode and 18 in privileged mode
- The ARM has six different operating modes:
 - User: unprivileged mode under which most tasks run

Privileged Modes:

- IRQ: raised when an external device raises a normal interrupt request
- FIQ: entered when an external device raises a fast-interrupt request to obtain urgent service
- Supervisor: entered on reset and when a Software Interrupt instruction (SWI) command is executed by a user program
- Abort: used to handle memory access violations
- Undef: used to handle undefined instructions

20



Operating Modes

- The register files are arranged into several banks. The set of registers which are accessible depends on the *mode*. Example:
 - R0 to R6 can be accessed in all modes
 - An assembly program running in user mode is allowed access to R8 but a program running in FIQ mode do not, but instead have access to a different register, R8_FIQ.
- Each mode can access
 - a particular set of RO-R12 registers.
 - R15 (the *program counter*)
 - CPSR (the current program status register)
 - a particular r13 (the stack pointer) and r14 (link register)

and privileged modes can also access

- a particular SPSR (saved program status register)


22


Operating Modes From User Mode to FIQ Mode Registers in use User Mode FIQ Mode FIQ Mode In the property of the p

Assembly Language

Why assembly language?

- Many system-level developer will continue to program in assembly language to have more control over the processor.
- Writing assembly language programs helps to understand computer architecture.
- Many application require the efficiency of assembly language
- Learning assembly language helps to know what is happening inside the computer.
- The foundation of many abstract concepts in high-level programming languages and operating systems etc. closely related to assembly language and computer architecture.





Writing your first assembly code

Write the assembly code to perform the following task:

• Description:

Write a procedure which adds the content in memory location A and B. Store the result into memory location C.

[C] = [A] + [B]


• Input: [A] = 0xA, [B]=0x14


• Output: [C]


Notes:


• A, B and C are labels which specifies location of the memory (they are just the address in the memory).


• [A] are the contents of the memory at the location A.











Good Programming Practice

Good Programming Practice

- Use instructive names for your variables. Example
 x, y, z v.s. width, length, area
- Put comments (and good ones) to describe your program
- · Align your programs using tabs/space

Why is this important?

- When your program gets bulky, a good programming practice will make your code more readable and manageable
- Allows other engineers/programmer to understand your code easily
- You can recall your program easily after you leave it for a period of time
- · A clean code is easy to debug

Good Programming Practice

A badly written Program

LDR R1, A LDR R2, B ADD R1, R1, R2 STR R1, C ...

Area Data, DATA, READONLY B DCD 2 A DCD 0x1

C DCD 0x2

34

Good Programming Practice A better program: Addition AREA Program, CODE, READONLY; start of code Main ; Load content of A into R1 Load content of B into R2 A good comment allows us Perform A + B to understand the program : Store the result into C HERE end of code Data1, DATA, READWRITE AREA DCD 0x0000000A ; input data A DCD 0x00000014 : input data B DCD ; output data C The labels, opcode, operand and comments should be well separated. Use 'TAB' to align the columns

Basic ARM Instructions

LDR <Register>,<Label>


Transfer data from memory location (pointed by label) to register


STR <Register>,<Label>


Transfer data from register to memory location (pointed by label)


DCD <val>

Define a word data in data region













```
Example 2
      TTL
              Func1
      AREA MyProgram, CODE, READONLY
      ENTRY
Main
      LDR
              R1. X
                            ; R1 \leftarrow [X]
      MUL
              R2, R1, R1
                            ; R2 ← X<sup>2</sup>
      ADD
              R2, R2, #4
                            ; R2 \leftarrow X<sup>2</sup> + 4
                            ; [Y] ← R2 (result)
      STR
              R2, Y
HERE BAL
              HERE
                            ; end of code
      AREA MyData, DATA, READWRITE
      DCD 10
                            ; input (decimal)
      DCD
                            ; output (initialize to 0)
              0
      END
```







Example 4 Write the assembly code to perform the following task: • Description: Write a procedure which copies a two-items array from memory location in A to B. [B] = [A] [B+4] = [A+4] • Input: [A]=0x2, [A+4]=0x4 • Output: [B], [B+4]



CONDITIONAL OPERATION

47

Conditional Update of Status Register

instruction<s>

- The processor execute the instructions pointed by Program Counter. It will additionally update the CPSR register if the instruction is appended with <s>:
 - N (negative), Z (zero), C(carry), V(overflow)
- Example:

MOVS R0, R1 ; will set the N and Z flags ; depending on the value of R1 MOV R0, R1 ; CPSR will NOT be updated

 The CPSR is updated depending on the result of the operation. For example: ADDS R1, R2, R3

if R2 = -1, R3 = 1, then NZCV = 0110 ; zero and carry set if R2 = 10, R3 = -20, then NZCV = 1010 ; negative and carry set

Conditional Execution of Instructions instruction<cc>

- Almost all ARM instruction contain a condition field which allows it to be executed conditionally. Add the postfix <cc> to specify condition.
- Examples:

ADDS R0, R1, R2 ; $R0 \leftarrow R1 + R2$, update CPSR MOVEO R5. R1 : Conditional execution

R5 is updated only if R0 (from previous addition) is equal to zero. Else the second instruction will not be executed.

MOVSEQ R5, R1 ; Conditional execution + update CPSR.

- An instruction will be/will not be executed depending on
 - •The values of CPSR register which are updated by the a previously executed instruction (not necessarily the most recent one)
 - •The type of conditions that are specified by <cc>

49

Conditional Execution of Instructions instruction<cc>

• The complete set of conditional flags <cc> that can be

Op c o de [31:28]	Mnemonic extension	Interpretation	Status flag state for execution
0000	EQ	Equal / equals zero	Z set
0001	NE	Not equal	Z clear
0010	CS/HS	Carry set / unsigned higher or same	C set
0011	CC/LO	Carry clear / unsigned lower	C clear
0100	MI	Minus / negative	Nset
0101	PL	Plus / positive or zero	Nelear
0110	VS	Overflow	V set
0111	VC	No overflow	V clear
1000	HI	Unsignedhigher	C set and Z clear
1001	LS	Unsigned lower or same	C clear or Z set
1010	GE	Signed greater than or equal	N equals V
1011	LT	Signed less than	N is not equal to V
1100	GT	Signed greater than	Z clear and N equals V
1101	LE	Signed less than or equal	Z set or N is not equal to V
1110	AL	Always	any
1111	NV	Never (do not use!)	none

...

Conditional Execution of Instructions

instruction<cc>

- Greater (GT, GE) and Less (LT, LE) conditions are used for signed number
- Higher (HI, HS) and Lower (LO, LS) conditions are used for unsigned number
- Can also be used after the comparison (CMP) instruction.

Example 1:

Assume R1 = 0xFFFFFFFF and R2 = 0x00000001

CMP R2, R1 ; Is the signed value of R2 greater than R1?

BGT LOC ; YES (1>-1), branch to LOC

CMP R2, R1 ; Is the unsigned value of R2 greater than R1? BHI LOC ; NO (1< 4294967295), do not branch

) 110 (1 × 123 130 / 233)) do 110 (

Example 2 Example 3

SHIFTER OPERAND

52

Shifter Operand

Instruction <Rd>,<Rs1>,<shifter_operand>

Instruction <rd>, <shifter_operand></shifter_operand></rd>			
Name	Shifter_Operand	Example	
(1) Immediate	#Value	MOV R0, #2	
(2) Register Direct	Rs2	MOV R0, R1	
(3) Register Direct + Barrel Shifter			
a) Logical Left-Shift (LSL)	Rs2, LSL <shift></shift>	Add R1, R2, LSL #2	
b) Logical Right-Shift (LSR)	Rs2, LSR <shift></shift>	Add R1, R2, LSR #2	
c) Arithmetic Right-Shift (ASR)	Rs2, ASR <shift></shift>	Add R1, R2, ASR #2	
d) Rotate Right (ROR)	Rs2, ROR <shift></shift>	Add R1, R2, ROR #2	
e) Rotate Right Extended (RRX)	Rs2, RRX <shift></shift>	Add R1, R2, RRX #2	

Shifter Operand 1: Immediate

Instruction <Rd>,<Rs1>,<shifter_operand>
Instruction <Rd>,<shifter_operand>

Immediate

- The simplest addressing mode is to take an immediate value, as the 2nd operand.
- · All ARM instructions are 32 bits long.
- The operand is embedded within the instruction word and occupies 8 bit. This gives <u>a range of 0 to 255</u> for immediate value.
- Example:

MOV RO, #0xC

0x0000 000C


ADD R0, R1, #4

; R0 R1 + 4

Shifter Operand 2: Register Direct Instruction <Rd>,<Rs1(Opt)>,<shifter_operand>

Register Direct

- The Register Direct addressing mode transfers data between registers
- Example: Transfers register content from R0 to R1 MOV R1, R0




ADD R1, R2, R3 ; R1 ← R2 + R3

55

Shifter Operand 3: Register Direct + Barrel Shifter Instruction <Rd>,<Rs1 (Opt)>,<shifter_operand>,<shift>

Register Direct + Barrel Shifter



 Operand 2 can also be taken from a register which can be optionally applied with shift operation.

Example: MOV, R0, R1, LSL #4 R0: Operand 1 R1: Operand 2 #4: Shift value

- The shift value can be either be:
 - 5 bit unsigned integer: Maximum shift of 32 positions
 - Specified in the bottom byte of another register.

Shifter Operand 3: Register Direct + Barrel Shifter Instruction <Rd>,<Rs1 (Opt)>,<shifter_operand>,<shift>

- The shift operation allows the operand to undergo some preprocessing before performing the actual arithmetic
- Example: MOV, R0, R1, LSL #4 ; assume content of R1 = 0x12345678
 - 1. Get the value of R1 (R1 remains untouched)

Original input = 0x12345678

2. Shift the value left by 4 bits

Processed input = 0x23456780

3. Move the final value to R0 R0 = 0x23456780 R1 = 0x12345678

Shifter Operand 3: Register Direct + Barrel Shifter Instruction <Rd>,<Rs1 (Opt)>,<shifter_operand>,<shift>

Does the using the barrer shifter incurs any additional cost?

 When the <u>immediate value</u> of 5-bits field (Range = 0 to 31) is used for barrel shift

MOV RO, R1, ROR #4

- No performance overhead incurred
- Shift is done for free executes in single cycle.
- When the bottom byte of a <u>register</u> (not PC) is used

 MOV RO. R1. ROR R2
 - Then takes extra cycle to execute
 - ARM doesn't have enough read ports to read 3 registers at once.
 - Then, the performance is reduced to be similar to other processors where shift is separate instruction

58

Shifter Operand 3: Register Direct + Barrel Shifter Instruction <Rd>,<Rs1 (Opt)>,<shifter_operand>,<shift>

What is the purpose of having the Barrel Shifter for Operand 2?

- It's free (not incurring any extra cost when properly used)
- Shift is a common operation for many programs, e.g. DSP algorithms.
- Multiplication instruction is typically much slower than addition in practice

```
Example: r0 = r1 * 13

= r1 *(1 + 4 + 8)

= r1 + r1*4 + r1*8


= r1 + Shift_Left (r1, 2) + Shift_Left (r1, 3)


ADD r0, r1, r1, LSL #2 ; r0 = r1 + shift(r1, 2)


ADD r0, r0, r1, LSL #3 ; r0 = r0 + shift(r1, 3)
```


Shifter Operand 3: Register Direct + Barrel Shifter Instruction <Rd>,<Rs1 (Opt)>,<shifter_operand>,<shift>

- The ARM doesn't have actual shift instructions.
- Instead it has a barrel shifter which provides a mechanism to carry out shifts as part of other instructions
- There are five types of barrel-shift operations:
 - left shift (LSL)
 - logical right-shift (LSR)
 - arithmetic right-shift (ASR)
 - Rotate right (ROR)
 - Rotate right extended (RRX)
- LSL, LSR, ASR and ROR are pseudo-instructions (not standalone) which are inserted as part of another primary instruction









```
Example 1

Write the assembly code to perform the following task:

• Description:
Write a procedure which performs the following operation
Y = 20*X1 + X2
• Input: M[X1] = 2, M[X2] = 3
• Output: M[Y]
```

```
But MUL is slow!!!!
             func1 slow
      AREA MyProgram, CODE, READONLY
                                               ; start of code
      ENTRY
Main
      LDR
             R0, X1
                          ; Load content of X1 into R0
            R1, X2
                          ; Load content of X2 into R1
      LDR
      MOV
             R2, #20
                          ; R2 = 20 (for multiplication)
                          ; R3 = 20X1 (Register Direct)
      MUL
             R3, R0, R2
      ADD
             R4, R3, R1
                          ; R4 = 20X1 + X2 (Immediate)
      STR
             R4, Y
                          ; Save result into Y
HERE BAL
                          ; end of code
             HERE
      AREA Data1, DATA, READWRITE
X1
      DCD
                                 ; input 1
X2
      DCD
                                 ; input 2
      DCD
             0
                                 ; output
      END
```

Alternative way:

• The instruction "MUL R3, R0, #20" or 20X1 can be converted into a series of shift operations as follows

```
R3 = R0 * 20
    = R0 * (4 + 16)
    = R0*4 + R0*16
    = LSL(R0, 2) + LSL(R0, 4)
```

• Instructions:

```
MOV R2, #20
                    MOV R3, R0, LSL #2
                    ADD R3, R3, R0, LSL #4
MUL R3, R0, R2
```

```
func1 fast
      TTL
      AREA MyProgram, CODE, READONLY
                                                ; start of code
      FNTRY
Main
                                  ; Load content of X1 into R0
       LDR
             R0, X1
      LDR
             R1. X2
                                  ; Load content of X2 into R1
      MOV
             R3, R0, LSL #2
                                  ; 4*X1 (Barrel Shift)
      ADD
              R3, R3, R0, LSL #4
                                  ; 4*X1 + 16*X1 ( Barrel Shift)
             R3, R3, R1
      ADD
                                  ; 20X1 + X2 (Register Direct)
             R3, Y
                                  ; Save result into Y
      STR
HERE BAL
             HERE
                                  ; end of code
      AREA Data1, DATA, READWRITE
X1
      DCD
                                  ; input 1
X2
      DCD
                                  ; input 2
      DCD
                                  ; output
      END
```

Example 2

Write the assembly code to perform the following task:

• Description:

Write a procedure which performs the second order complement of -X

Y = 2ndComplement(X)

- Input: M[X] = 0x00010001
- · Output: M[Y]

```
secondcomp
      AREA MyProgram, CODE, READONLY
                                              ; start of code
      ENTRY
Main
      LDR
            RO, X
                                 ; Load content of X into RO
      MVN RO, RO
                                 ; Invert all bits in R0
      ADD
            RO, RO, #1
                                 ; Add 1 to inverted bits
      STR
            R0, Y
                                 ; Store result
      HERE BAL
                   HERE
                                 ; end of code
      AREA Data1, DATA, READWRITE
            0x00010001
      DCD
                                 ; input
      DCD
                                 ; output
      END
```


ADDRESSING MODES

w.r.t. a base address

computations

the table?

not flexible



Addressing Modes LDR/STR <Rd>,<addressing_mode> Addressing Function Register indirect [Ri] EA = [Ri] LDR R0, [R1] LDR RO, [R1, #4] LDR RO, [R1, #4]! Pre-Indexed EA = [Ri] + X; Rk Pre-indexed with WriteBack unchanged Post-indexed $EA = [Ri] + X, Rk \leftarrow Rk + X$ $EA = [Ri]; Rk \leftarrow Rk + X$ [Ri], X LDR R0, [R1], #4 Relative Label BRA Label FΑ = Effective Address = index/offset value = a label pointing to the memory location Label

Register Indirect


LDR/STR <Rd>,<addressing_mode>

Register Indirect

- Immediate and Register addressing mode does not handle memory access.
- Data transfer between the system memory and a register in the CPU is handled by the <u>LDR</u> and <u>STR</u> instructions only.
- The indirect mode is used to access the location of the memory. The location to be accessed is stored in a register where the register plays the role of a pointer.
- The Indirect mode provides address in register:

LDR R2, [R5] ; R2 \leftarrow M[R5]

74



Register Indirect + Indexed

LDR/STR <Rd>,<addressing_mode>

Register Indirect + Indexed

• Pre-indexed mode: LDR R0, [R1, Offset]

The <u>effective address</u> of the operand is the sum of the contents of the base register Rn and an offset value

• Pre-indexed with writeback mode: LDR R0, [R1, Offset]!

The effective address of the operand is generated in the same way as in the Pre-indexed mode, and then the effective address is written back into Rn

• Post-indexed mode: : LDR R0, [R1], Offset

The effective address of the operand is the contents of Rn. The offset is then added to this address and the result is written back into Rn

Register Indirect + Indexed LDR/STR <Rd>,<addressing mode> Assembler syntax Addressing function With immediate offset Pre-indexed [Rn, #offset] EA=[Rn]+offset Pre-indexed with writeback [Rn, #offset]! EA=[Rn]+offset; Rn←[Rn]+offset Post-indexed [Rn], #offest EA=[Rn]; Rn←[Rn]+offset With offset in Rn EA=[Rn]±[Rm] shifted [Rn, ±Rm, shift] Pre-indexed Pre-indexed with writeback [Rn, +Rm, shift]! EA=[Rn]+[Rm] shifted; Rn←[Rn]+[Rm] shifted [Rn], +Rm, shift Rn←[Rn]+[Rm] shifted EA=Location=[PC]+offset Relative (Pre-indexed with Immediate offset) is a 5-bit unsigned number specifying the shift for LSR for right shift, and integer is a 5-bit unsigned number specifying the shift format # Rm-the offset magnitude in register Rm can be added to or subtracted from the contents of based register Rn deunced Reliable Systems (ARES) Lab. Im-Fu Li, EE, NCU

Pre-indexed LDR/STR <Rd>,<addressing mode> Pre-indexed Addressing Mode Mechanism to provide indexed access to a table. Allows easy access to a particular item in the table. For example, to access the forth item in a table with base register: r0 0x5 STR r0, [r1,#12] Base Register 0x200 0x5 12 The offset register (R1 in this example) is not changed after instruction This addressing mode avoids hard-coding. When the table is moved to a different location, we simply need to update the base register with the new table starting address

Pre-indexed

LDR/STR <Rd>,<addressing_mode>

Pre-indexed Addressing Mode

More examples:

• LDR R0, [R1, #4] R0 ← M[R1+4].

Registers R1 are not changed


• LDR R0, [R1, R2] $R0 \leftarrow M[R1+R2]$

Registers R1 and R2 are not changed

• LDR R0, [R1, R2, LSL#2] R1 \leftarrow M[R1 + LSL(R2, 2)]

Registers R1 and R2 are not changed

79



Pre-indexed with WriteBack

LDR/STR <Rd>,<addressing_mode>

Pre-indexed Addressing Mode with WriteBack

More examples:

• LDR R0, [R1, #4]! $R0 \leftarrow M[R1+4]$

 $R1 \leftarrow R1 + 4$

• LDR RO, [R1, R2]! R0 ← M[R1+ R2]

R1 ← R1 + R2 R2 is unchanged

• LDR R0, [R1, R2, LSL #2]! R0 \leftarrow M[R1+LSL(R2,2)]

 $R1 \leftarrow R1 + LSL(R2, 2)$

R2 is unchanged

Post-Indexed LDR/STR <Rd>, <addressing_mode> Post-indexed Addressing Mode • Different from pre-indexed addressing mode, in post-indexed addressing, the effective address is not modified by the offset. STR r0, [r1], #12 Original r1 Base Register 0x200 | 12 Original r1 Base Register 12 Original r1 Base

Post-indexed

LDR/STR <Rd>,<addressing_mode>

Post-indexed Addressing Mode

More examples:

• LDR R0, [R1], #4 R0 ← M[R1]

 $R1 \leftarrow R1 + 4$

• LDR R0, [R1], R2 $R0 \leftarrow M[R1]$

R1 ← R1 + R2

R2 is unchanged

• LDR R0, [R1], R2, LSL #2 R0 ← M[R1]

 $R1 \leftarrow R1 + LSL(R2,2)$

R2 is unchanged

Example 1

Write the assembly code to perform the following task:

• Description:

Write a procedure which adds all items in a table of data (word size).

• Input:

M[X] = 0x2, 0x6, 0xA (table)

Output:

M[Y] (sum of items)

```
AddTable
                MyProgram, CODE, READONLY
        AREA
                                                  : start of code
        ENTRY
Main
                                  ; R0 = X = start of table
        LDR
                R1, [R0], #4
                                  ; R1 = X[0] (post-increment)
                                  ; R2 = X[1] (post-increment)
        LDR
                R2, [R0], #4
        LDR
                R3, [R0]
                                  ; R2 = X[2]
                                  ; R1 = X[0] + X[1]
                R1, R1, R2
        ADD
                R1, R1, R3
                                  ; R1 = (X[0] + X[1]) + X[2])
                R1, Y
                                  ; save result to Y
                        HERE
        HFRF
                BAL
                                  ; end of code
        AREA
                Data1, DATA, READWRITE
        DCD
                 0x2, 0x6, 0xA
        DCD
                                          ; output
        END
```

Write the assembly code to perform the Write a procedure to copy two consecutive items indexed by

IDX and item IDX+1 from array M[X] in a table and saves them into array M[Y] Input:

Example 2

following task:

• Description:

M[X] = 0x2, 0x6, 0xA, 0x3, 0x6 (5-item array) M[IDX] = 2(third and fourth items)

· Output:

M[Y] (2-item array)

```
CopyTwoIndexedItems
       AREA
               MyProgram, CODE, READONLY ; start of code
       ENTRY
Main
       LDR
                                       ; R0 = X = base addr of source table
       LDR
                                       ; R1 = Y = base addr of target table
       LDR
               R2, IDX
                                        : R2 = IDX = 2
       LDR
               R3, [R0, R2, LSL #2]!
                                       ; R0 = base + 4*index, or
                                        ; R0 = R0 + 4*R2
                                       ; R2 = M[R2] = third item in X = 0xA
               R3, [R0, #4]!
                                       ; R3 = M[R0+4] = fourth item in X = 0x3
       LDR
       STR
               R2, [R1], #4
                                       : Y[0] = R2, R1 = R1 + 4
                                       ; Y[1] = R3
       STR
               R3, [R1]
                      HERE
       HERE
               BAL
                                       ; end of code
               Data1, DATA, READWRITE
       AREA
       DCD
IDX
                                               : input index
       DCD
                0x2, 0x6, 0xA, 0x3, 0x6 ; input array
       DCD
               0, 0
                                               ; output array
       END
```

ASSEMBLY DIRECTIVE GROUP

EQU, AREA, DCB, DCW, DCD, ALIGN, ENTRY, END

Assembler Directives

- · An assembler directive tells the assembler something it needs to know in order to carry out the assembly process.
- · Similar to Preprocessor directives in C-Programming.
- · Common assembler directives:-

```
<label>
          EQU <value> Equate (label is equated with value)
           AREA <value> Define an area in the program (code/data)
<label>
           DCB <value> Define constant (byte)
<label>
          DCW
                 <value> Define constant (half-word)
<label>
           DCD
                  <value>
                           Define constant (word)
           ALIGN
                           Ensure the next data is aligned to
                           word boundary
           ENTRY
                           Specify the entry to the whole program
          END
                           End of program
```

```
<label> EQU <expr>
EQU equates a symbolic name to a numeric value.
Example
TTL PROG1
    Length EQU
                                    ; decimal number
    Width1 FQU
                    0x10
                                    · 0x· hexadecimal number
    Width2
            EQU
                    2_10000
                                    ; 2_: binary number
    Width2 EQU
                   8_20
                                    ; 8_: octal number
            Program, CODE, READONLY
    AREA
    MOV
            R1. #Length
                                    ; equivalent to LDR R1, #16
    MOV
            R2. #Width
                                    ; EQU simply replaces the label
Advantages:
- The code does not have to be modified even if the values of Length
   and Width are changed.
```

AREA <name>, <atr> <atr>, ENTRY, END

- AREA establishes indivisible memory regions that are manipulated by the linker. Key attributes include
 - CODE: area includes only instruction
 - DATA: area includes only data
 - READONLY: default for CODE areas
- READWRITE: default for DATA areas
- ENTRY indicates the point in the code where program execution should begin.
 There should be only ONE entry point per complete program.
- END tells the assembler that the end of a program is reached.

AREA ENTRY : define a new code region labeled as Prog1 ; Entry point for program ; code write your code here

AREA ... Table1, DATA , READWRITE ; define a new data region labeled as Table1 ; data goes here ; End of program 91

<label> DCD <expr> DCD allocates words (32 bit) of memory, padding as necessary to ensure word alignment and initializes them to the values given DCD allows you to put a data value 4000 00BB 00AA in memory at the time that the 4004 00CC 00DD program is first loaded. 4008 0012 0000 400C 0013 0000 4010 0000 0014 A DCD 0x00BB 00AA 4010 0x00CC 00CC B DCD 400C C DCD 0x12, 0x13, 0x14 A, B and C is actually pointers (point to a memory address). The actual value of A = 0x4000 and B = 0x4004. The content pointed by A or M[A] is 0x00BB 00AA

<label> DCW/DCB <expr>, ALIGN

- DCW allocates half-words (16 bit) of memory and initializes it with the value
- DCB allocates byte (8 bytes) of memory
- **ALIGN** e-aligns the data so that the next data will be aligned to the word boundary

Α	DCW	0xBBBB	
В	DCB ALIGN	0xAA	
С	DCB ALIGN	"ABC"	

D DCD 0xCCCCCCC

AA 00
43 00
CCCC

DATA TRANSFER GROUP

- Register to Register (MOV, MVN)
- Memory to Register (LDR, LDM)
- Register to Memory (STR, STM)

94

MOV<cond><s> <Rd>,<Shifter Operand>

- Performs a move to a register (Rd) the content from another register (with barrel shift) or an immediate value (32 bit)
- Flags updated if S used and Rd is not R15: N, Z and C
- · Example:

MOVR1, R0, LSL #2

;R1 <- R0*4

Status flags not updated

;R1<- 0x00000001

Status flags – N:0, Z:1, V:0, C:0

MOVSNE R0, #0x4

MOVS R1, #0

if status flag N = 0, the R0 \leftarrow 0x00000004 If status flag N = 1, instruction is ignored MVN<cond><s> <Rd>,<Shifter Operand>

- MVN complements the value of a register or an immediate value and stores it in the destination register (Rd)
- Flags updated if S used and Rd is not R15: N, Z and C
- Example:

MVN R1, R0, LSL #2

;R1 <- NOT(R0*4)

Status flag is not updated

MVNS R1, #1 ;R1<- FFFFFFE

Status flags – N:1, Z:0, V:0, C:0

LDR<cond> <Rd>,<addressing_mode>

- Load operand from <u>memory (Index Mode)</u> into <u>target register</u> (Rd)
 - · LDR: Load 32 bits
 - LDRH: Load halfword (16 bit unsigned #) & zero-extend to 32 bit
 - LDRSH: Load halfword (16 bit unsigned #) & sign-extend to 32 bit
 - LDRB: Load byte (8 bit unsigned #) & zero-extend to 32 bit
 - LDRBH: Load byte (9 bit unsigned #) & sign-extend to 32 bit
- No <S> field: status register will not be updated by LDR instruction

97

Example of LDR indexed addressing modes:

indirect: LDR r0, [r1] ;r0 ← M[r1]
 Preindexed LDR r0, [r1, -r2] ;r0 ← M[r1-r2]

LDR r0, [r1], #4

• Preindexed+WB LDR r0, [r1, #4]! ;r0 \leftarrow M[r1+4], r1 \leftarrow r1+4

Example:

· Post-indexed

• LDRS r0, [R1] ;if M[R1]=0 N=0, Z=1, C=0, V=0

• LDRSCC r0, [r1] ;conditional execution if carry is clear

;update SR

98

 $;r0 \leftarrow M[r1], r1 \leftarrow r1 + 4$

LDR<cond> <Rd>,<label> LDR<cond> <Rd>,=<label>

 When loading a variable defined by a symbol (assuming the data area starts at 0x1000):

> LDR R0, =A ; R0 = 0x1000LDR R1, [R0] ; R1 = M[A] = 0x2

...

LDR R1, A ; R1 = M[A] = 0x2

AREA Table1, DATA, CODE A DCD 0x2

FND

STR<cond> <Rs>,<addressing_mode>

Load operand from <u>source register (Rs)</u> into <u>memory (R, Index)</u>

· STR: Store 32 bits

• STRH: Store halfword (right-most 16 bit)

• STRB: Load halfword (rightmost 8 bit)

• No <s> field: status register is not affected by STR

Example:

• STR R0, [R1], -R2, LSL#2; M[R1] = R0, R1 = R1 – (R2*4)

• STR R0, [R1, #4] ; M[R1+4] = R0, R1 unchanged

100

STR<cond> <Rd>,<label>

 When loading a variable defined by a symbol (assuming the data area starts at 0x1000):

> MOV R0, #12 ; R0 = 12 STR R0, Result ; M[Result] = 12

> > AREA Data, DATA, CODE

Result DCD 0

END

LDM<cond> Rs<!>, <list of Rd>

- Perform a block transfer of multiple words from the memory into several target registers
 - LDMIA increment address by 4 after each load
 - LDMDA decrement address by 4 before each load
 - LDMIB increment address by 4 before each load
 - LDMDB decrement address by 4 before each transfer
- No <S> field: status register is not affected by LDM
- <!> specifies if Rs is updated after operation (updated if ! Is present)

Addressing Mode	Description	Start Address	End Address	Rs!
IA	Increment after	Rs	Rs + 4* Rd - 4	Rs+4* Rd
IB	Increment Before	Rs + 4	Rs + 4* Rd	Rs+4* Rd
DA	Decrement After	Rs - (4* Rd +4)	Rs	Rs-4* Rd
DB	Decrement Before	Rs – (4* Rd)	Rs – 4	Rs-4* Rd

Examples: • LDMIA R7, {R0, R2-R4} ; R0 = M[R7] ; R2 = M[R7+4] ; R3 = M[R7+8] ; R4 = M[R7+12] ; R7 is unchanged • LDMDB R7!, {R0, R2-R4} ; R0 = M[R7-16] ; R2 = M[R7 - 12] ; R3 = M[R7 - 8]

; R4 = M[R7 - 4]

; R7 = R7 - 16

```
Examples:

• LDMIA R7, {R0, R2-R4} ; R0 = M[R7]
; R2 = M[R7+4]
; R3 = M[R7+8]
; R4 = M[R7+12]
; R7 is unchanged

• LDMDB R7!, {R0, R2-R4} ; R0 = M[R7-16]
; R2 = M[R7 - 12]
; R3 = M[R7 - 8]
; R4 = M[R7 - 4]
; R7 = R7 - 16
```

STM<cond><Rd><!>, <list of Rs>

- Perform a block transfer of multiple words from <u>several</u> <u>source registers</u> into <u>memory</u>
 - STMIA increment address after transfer
 - STMMDA decrement address after transfer
 - STMMIB increment address before transfer
 - STMDA decrement address before transfer
- No <S> field: status register is not affected by LDM

105

```
Examples: 

STMIA R7, {R0, R2-R4} ;memory[R7] \leftarrow R0 ;memory[R7+4] \leftarrow R2 ;memory[R7+8] \leftarrow R3 ;memory[R7+12] \leftarrow R4 ;R7 is unchanged 

STMDB R7!, {R0, R2-R4} ;memory[R7-16] \leftarrow R0 ;memory[R7-12] \leftarrow R2 ;memory[R7-8] \leftarrow R3 ;memory[R7-4] \leftarrow R4 ;R7 \leftarrow R7 - 16
```

Example 1

Write the assembly code to perform the following task:

· Description:

Write a procedure to copy an array of five items (word size) from memory location to another array at memory location Y

Input:

M[X] = 0x2, 0x6, 0xA, 0x3, 0x6 (5-item array)

Output:

M[Y] (5-item array)

```
Example 1
              CopyArrays
              MyProgram, CODE, READONLY; start of code
       AREA
       ENTRY
Main
       LDR
              R0, =X
                                    ; R0 = X = source table base
                                    ; R1 = Y = target table base
       LDR
              R1, =Y
                                    ; Copy X to R2toR6
       LDMIA R0, {R2-R6}
       STMIA R1, {R2-R6}
                                    ; Copy R2toR6 to Y
                     HERE
                                    ; end of code
       HERE BAL
              Data1, DATA, READWRITE
       ARFA
       DCD
              0x2, 0x6, 0xA, 0x3, 0x6
                                           ; input array
       DCD
              0, 0, 0, 0, 0
                                           ; output array
       END
```

Example 2

Write the assembly code to perform the following task:

· Description:

Write a procedure to swap the first two contents of an array with the last two items of the array A

Input:

```
M[A] = 0x2, 0x6, 0xA, 0x3 (4-item array)
```

• Output:

M[A] = 0xA, 0x3, 0x2, 0x6

```
Example 2
              SwapItems
              MyProgram, CODE, READONLY ; start of code
       ARFA
       ENTRY
Main
       LDR
              R0, =A
                                   ; R0 = A
       LDMIA R0, {R2-R5}
                                   ; Copy A to R2toR5
       STMIA R0!, {R4-R5}
                                   ; Copy R4toR5 to top half of A
       STMIA RO!, {R2-R3}
                                   ; Copy R2toR3 to bottom half of A
                    HERE
                                   ; end of code
       HERE BAL
       AREA Data1, DATA, READWRITE
       DCD
              0x2. 0x6. 0xA. 0x3
                                   ; array
       FND
```

Example 3

Write the assembly code to perform the following task:

Description:

Write a procedure to swap the array A with array B. Both array contains 12 items

· Input:

M[A] = 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7, 0x8, 0x9, 0x0, 0x1, 0x2 M[B] = 0x11, 0x12, 0x13, 0x14, 0x15,0x16, 0x17, 0x18, 0x19, 0x10, 0x11. 0x12

• Output:

M[A] is swapped with M[B]

111

```
Example 3
           SwapArray
AREA
ENTRY
           MyProgram, CODE, READONLY
LDR RO. =X
                            : R0 = X = source table base
LDR R1, =Y
LDMIA R0, {R2-R7}
                            ; R1 = Y = target table base
; Copy X[0:5] to R2-R7
LDMIA R1, {R8-R13}
                            ; Copy Y[0:5] to R8-R13
                            ; Copy R2-R7 (storing X[0:5]) to Y[0:5], Point to Y[6]
; Copy R8-R13 (storing Y[0:5]) to X[0:5], Point to X[6]
STMIA R1!.{R2-R7}
STMIA R0!,{R8-R13}
LDMIA RO. {R2-R7}
                            ; Copy X[6:11] to R2-R7
LDMIA R1, {R8-R13}
                            ; Copy Y[6:11] to R8-R13
                            ; Copy R2-R7 (storing X[6:11]) to Y[6:11], Point to Y[12] ; Copy R8-R13 (storing Y[6:11]) to X[6:11], Point to X[12]
STMIA R1!.{R2-R7}
STMIA R0!,{R8-R13}
HERE
         BAI
                                         ; end of code
         Data1, DATA, READWRITE
```

ARITHMETIC GROUP

• Operations are:

– ADD operand1 + operand2

- ADC operand1 + operand2 + carry

- SUB operand1 - operand2

- SBC operand1 - operand2 + carry -1

– MUL operand1 * operand2

113

ADD<cond><s> <Rd>,<Rs1>,<Shift Operand>

• Rd ← Rs1 + Shifter Operand

• Flags updated if S is used: N, Z, V, C

· Examples:

ADDS R4, R2, R0 ; R4← R2 + R0 & update CPSR

ADD R5, R3, R1 ; R5 ← R3 + R1

ADD R5, R3, R1, LSL #2 ; R5← R3 + Logical_Shift_Left

; of R1 by 2

ADC<cond><s> <Rd>,<Rs1>,<Shift Operand>

- Addition with carry: Rd ← Rs1 + Shifter Operand + C
- The value of C is determined by previous instructions
- · Flags updated if S is used: N, Z, V, C
- The ADC instruction is used to implement efficient multiword addition. For example, if 64-bit numbers are stored in R1:R0 and R3:R2, their sum can be stored in R5:R4 as shown below.

ADDS R4, R2, R0 ; add the least significant word

; field <S> will update the carry bit

ADC R5, R3, R1; add the most significant word

SUB<cond><s> <Rd>,<Rs1>,<Shift Operand>

- Rd ← Rs1 Shifter Operand
- · Flags updated if S is used: N, Z, V, C
- Examples:

SUBS R0, R0, #1 ; decrement R0 by 1, update flags

SUB R0, R2, R1 ; R0 ← R2 – R1

SUB R0, R2, R1, LSR #2 ; R0 ← R2 – Logical_shift_right

; of R1 by 2

116

SBC<cond><s> <Rd>,<Rs1>,<Shift Operand>

- Subtract with carry: Rd ← Rs1 Shifter Operand NOT C
- · The value of C is determined by previous instructions.
- For subtraction, ARM clears the carry if the result is less than 0 (borrow required). The carry flag (C) is the inverse of a borrow flag. Therefore, if a borrow is required by the operation, C will be set to 0 and SBC will subtract an additional one from current value.
- Flags updated if S is used: N, Z, V, C
- The SUB instruction is used to implement efficient multiword subtraction. For example, if 64-bit numbers are stored in R1:R0 and R3:R2, their difference can be stored in R5:R4 as shown below.

SUBS R4, R2, R0 ; subtract least significant words
SBC R5, R3, R1 ; subtract most significant words
minus borrow

MUL<cond><s> <Rd>,<Rs1>,<Shift Operand>

- Rd ← Rs1 * Shift_Operand
- · Flags updated if S is used: N, Z
- MUL performs a 32x32 operation, and stores the lower 32 bit of the result into Rd.
- Since only the least significant 32-bits are stored, the result may not be the complete → Suitable only for halfword. To overcome this instruction, use the <u>UMULL</u> instruction.
- Example:

MUL R0, R1, R2 ;R0 ← R1*R2

LOGICAL OPERATION

AND operand1 AND operand2
 EOR operand1 EOR operand2
 ORR operand1 OR operand2
 BIC operand1 AND NOT operand2

119

AND, EOR, ORR, BIC <cond><s> <Rd>,<Rs1>,<Shift Operand>

Syntax

<Operation>{<cond>}{S} Rd, Rn, Shift_Operand

• Flags updated if S used: N, Z, C

• Logical operations can be used to manipulate the data. Examples:

AND RO, RO, #0x8000 ; mask bit D15 of RO
 EOR RO, RO, #0x8000 ; toggle bit D15 of RO
 ORR RO, RO, #0x8000 ; set bit D15 of RO
 BIC RO, RO, #0x8000 ; clears bit D15of RO

Example 1

Write the assembly code to perform the following task:

• Description:

Write a procedure to add three numbers in memory location *Table*. Store the result in memory location *Result*.

Input:

```
M[Table] = 0x1, 0x3, 0x4 (3-item array)
```

• Output:

M[Result]

121

```
Add3No
              MyProgram, CODE, READONLY; start of code
       AREA
       ENTRY
Main
       LDR
              R0. =Table
                                    : Initialize R0 to start of table
       LDMIA R0, {R1-R3}
                                    ; Get three numbers
       ADD
              R4, R1, R2
                                    ; Add the first and second number
       ADD
              R4, R4, R3
                                    : Add the third number
       STR
              R4, Result
                                    ; Store result
       HERE
              BAL
                     HERE
                                    end of code
       ARFA
              Data1, DATA, READWRITE
Table
       DCD
              0x1, 0x3, 0x4
                                    ; array
Result DCD
              0
                                    ; result
       END
```

Example 2

Write the assembly code to perform the following task:

Description:

Write a procedure to add two long words in memory location A and B, respectively. Store the result in memory location Result.

Input:

M[A] = 0x20002000F000F000 (3-item array) M[B] = 0x3000300010001000

· Output:

M[Result]

AddLongNumbers AREA MyProgram, CODE, READONLY ; start of code FNTRY Main ; Initialize R0 to MSB of A LDR R0. =A LDMIA R0, {R1-R2} ; MSW → R1, LSW → R2 LDR : Initialize R0 to MSB of B R0. =B ; MSW \rightarrow R3, LSW \rightarrow R4 LDMIA R0, {R3-R4} ADDS R6, R2, R4 ; Add the LSW (Update CPSR) ADC R5, R1, R3 ; Add the MSB and carry from LSW LDR R0, =Result ; Initialize R0 to MSB of Result STMIA R0, {R5-R6} ; Store long word result to Result HERE BAL HERE ; end of code Data1, DATA, READWRITE AREA DCD 0x20002000. 0xF000F000 DCD 0x30003000, 0x10001000 DCD 124

Example 3

Write the assembly code to perform the following task:

· Description:

Given a five bit binary code stored in the lowest four bits of M[A], convert the binary code into a gray code

• Input:

M[A] = 0x0000000B (Binary Code)

• Output:

M[B] = 0x0000000E (Gray Code)

ConvertToGravCode MyProgram, CODE, READONLY ; start of code FNTRY LDR ; Initialize R0 = $M[A] = 1011_2$ R2, R0, #2 1000 AND ; R2 = get bit 3 → R2 stores bit 3 R3, R0, #2_0100 ; R3 = get bit 2 AND R4, R0, #2_0010 ; R4 = get bit 1 R5, R0, #2_0001 ; R5 = get bit 0 **EOR** R6, R3, R2, LSR #1 ; R6 = bit 2 XOR bit 3 -> R6 stores bit 2 : R7 = bit 1 XOR bit 2 -> R7 stores bit 1 R7, R4, R3, LSR #1 ; R8 = bit 0 XOR bit 1 -> R8 stores bit 0 EOR R8, R5, R4, LSR #1 R2, R2, R6 ; Accumulate all bits R2, R2, R7 ORR R2, R2, R8 STR R2, B ; end of code Data1, DATA, READWRITE AREA DCD DCD END

COMPARISON GROUP

CMP TST TEQ

127

Comparison Group

- The only effect of the comparisons is to
 - <u>UPDATE THE CONDITION FLAGS</u>. Thus no need to set S bit.
- Operations are:
 - CMP operand1 operand2, but result not written
 - TST operand1 AND operand2, but result not written
- TEQ operand1 EOR operand2, but result not written
- · Syntax:
 - <Operation>{<cond>} Rn, Operand2
- Examples:
 - CMP r0, r1
 - TSTEQ r2, #5

128

CMP<cond> <Rn>,<shifter operand>

- The CMP instruction performs a subtraction, but does not store the result. The flags are always updated.
- · Rn Shifter_operand
- Examples:

CMP R0, #1 ; Z=1 if R0 = 1, Z=0 if R0 > 1 CMP R0, R1 ; Z=1 if R0 = R1, Z=0 if R0 > R1

129

TST <cond> <Rn>,<shifter_operand>

- The TST instruction performs a non-destructive AND (the result is not stored). The flags are always updated.
- The most common use for this instruction is to determine the value of an individual bit of a register.
- Rn AND shifter_operand
- Examples:

TST R0, #0x8000 ; if bit 15 of R0 = 0, set Z = 1

130

TEQ <cond><Rn>,<shifter_operand>

- The TEQ instruction performs a non-destructive bit-wise XOR (the result is not stored). The flags are always updated.
- The most common use for this instruction is to determine if two operands are equal without affecting the V flag. If equal, Z = 1
- It can also be use to tell if two values have the same sign, since the N flag will be the logical XOR of the two sign bits.
- Rn XOR shifter_operand
- Examples:

TEQ R0, #0x8000 ; Z = 1 if R0 = 0x00008000 TEQ R0, R1 ; N = 1 if the signs are different

131

FLOW CONTROL GROUP

B, BL (not covered)

- In general, an instruction is executed in sequence until it bumps into a branch instruction.
- If the instruction in 0x0010 is not BAL, the sequence of value for Program Counter (PC) is 0x0010 → (0x0010 + 4 = 0x0014) → 0x0018
- With the BAL (always branch) instruction, the sequence of value for PC becomes 0x0010 → 0x002C where 0x002C is the address of the target destination label

Flow Control Group

B:

- Branch to the location specified by the label
- Does not affect the Link Register (LR)
- Used to implement loop or if-else statements

BL (not covered):

- Used to implement functions (to remember the caller function and location, so that it can return to the right place after running the called function)
- Similar to B but additionally save the value PC-4 into LR of the current bank: BL LOCATION LABEL
- To return from subroutine, simply restore the PC from the Link Register: MOV PC, LR

124

B<cond> <target address>

- A branch instruction tests a branch condition and then, depending on the result, causes execution to proceed along one of two possible paths.
- The branch conditions are related to the result of a recently performed operation which updates the status register



B<cond> <target address>

The B<cond> instructions are used to branch to a target address, based on an optional condition <cond>. Possible values for <cond> are as follows:

Opcode [31:28]	Mnemonic extension	Interpretation	Status flag state for execution
0000	EQ	Equal / equals zero	Z set
0001	NE	Not equal	Z clear
0010	CS/HS	Carry set / unsigned higher or same	C set
0011	CC/LO	Carry clear / unsigned lower	C clear
0100	MI	Minus / negative	Nset
0101	PL	Plus / positive or zero	Nclear
0110	VS	Overflow	V set
0111	VC	No overflow	V clear
1000	HI	Unsignedhigher	C set and Z clear
1001	LS	Unsigned lower or same	C clear or Z set
1010	GE	Signed greater than or equal	N equals V
1011	LT	Signed less than	N is not equal to V
1100	GT	Signed greater than	Z clear and N equals V
1101	LE	Signed less than or equal	Z set or N is not equal to V
1110	AL	Always	any
1111	NV	Never (do not use!)	none

Accessing items in an table or array

- The branch instruction is very useful for a lot of cases. One such cases processing repeated items such as an array
- For example, let's say we want to add numbers in a table:

V = ALU operation oVerflowed

 The most naïve way is to write the following code:

LDR R1, =Table ADD R0, [R1], #4 ADD R0, [R1], #4 ADD R0, [R1], #4 ADD R0, [R1], #4 Table 3 2 13 4

135

But what if we have 1000 data? (Not a practical solution)

Accessing items in an table or array

- Solution: use a loop.
 - Put the repetitive code (load and addition) into a loop. Each iteration adds one number.
 - Use a variable to store the total summation value
 - Use a variable to store the unprocessed item in table
 Use a counter to keep track of how many items has been
 - Use a counter to keep track of how many items has been processed. Exit loop once all items has been processed

initialize sum = 0, i = N (#item), repeat sum = sum + item (N - i + 1) ; add item i to sum i = i - 1 ; point to next item if i == 0, exit from loop ; all item done?end

Accessing items in an table or array Use R0 to keep track of how many items has been processed. Use R2 to store the address of current item during each iteration Use R3 to store the current item • Use R1 to sum one item at a time. Pseudo-code: $R0 \leftarrow N$ R1 ← 0 R2 ←Start of Table REPEAT R3 ← M[R2] ; get item i R1 ← R1 + R3 ; sum item i to sum R2 = R2 + 4; i = i + 1 R0 = R0 - 1; decrement counter UNTIL RO == 0

```
Accessing items in an table or array
Pseudo-code
   R0 \leftarrow N, R1 \leftarrow 0, R2 \leftarrow Start of Table
   REPEAT
        R3 \leftarrow M[R2]
                                ; get item i
        R1 ← R1 + R3
                                ; sum item i to sum
        R2 = R2 + 4
                                ; i = i + 1
                                ; decrement counter
         R0 = R0 - 1
        if R0 == 0, exit from loop
 Assembly code (only branch related instructions are shown)
                MOV RO, N
                                ; R0 = #items
     LOOP
                 SUBS R0, #1 ; decrement counter R0
                BNE LOOP
                               ; repeat if RO != 0
```

```
If-Else Statements
• The branch instruction can be used to implement the if-else
  statements
  Example:
            if x == 0
               y = 2;
            else
               y = 3;
            CMP R0, #0
                             ; R0 holds x, R1, holds y
            BNE CASE2
                             ; if x == 0
            CASE1
                          MOV R1, #2
                                           ; case 1 (yes)
            BAL
                      NFXT
            CASE2
                          MOV R1, #3
                                           ; case 2 (no)
            NEXT
```

```
If-Else Statements

• A better way to implement the if-else statement without using the branch instructions

• Example:

if x == 0

y = 2;
else
y = 3;

CMP R0, #0; R0 holds x, R1, holds y
MOVEQ R1, #2; case 1
MOVNE R1, #3; case 2
```

```
While Statements
          while(i != j)
             if (i > j)
                     i--;
              else
                     j--;
LOOP CMP RO, R1
                             ; set condition "NE" if (i != j),
                                             "GT" if (i > j),
                                             "LT" if (i < j)
       SUBGT R0, R0, #1
                            ; if "GT" (greater than), i = i-1;
                            ; if "LT" (less than), j = j-1;
       SUBLT R1, R1, #1
                             ; if "NE" (not equal), then loop
       BNE LOOP
```

```
Example 1

Write the assembly code to perform the following task:

Description:
Get the factorial of a number A. Store the result in RESULT
Input:
M[A] = 4
Output:
M[RESULT]
```

```
Example 1

RESULT = A;
for (int i=N-1; i>0; i--)
{
    RESULT = RESULT *i
}

FACT ← A ; R0
    NEXT ← A − 1 ; R1
    REPEAT
    FACT ← FACT * NEXT
    NEXT ← NEXT − 1
    Until NEXT = 0
    M[RESULT] = FACT
```

```
Example 1
               MyProgram, CODE, READONLY
                                              ; start of code
       ARFA
       ENTRY
                              ; R0 = A
       LDR
               R0, A
       SUBS
               R1, R0, #1
                               ; R1 = A - 1
                              ; multiply as long as R1 > 0
LOOP
       MULNE RO, R1, RO
       SUBS
               R1. R1. #1
                               : decrement counter
                               ; if item > 0, carry on
       BGT
               LOOP
               RO. RESULT
                               ; Store result to M[RESULT]
       STR
HERE
                               : end of code
       BAL
               HERE
       AREA
               Data1, DATA, READWRITE
       DCD
RESULT DCD
       FND
```

Example 2 Write the assembly code to perform the following task: • Description: Given an array ARR of integers of size N, find the maximum value in ARR. Store the result in RESULT • Input: M[N] = 5 M[ARR] = -2, 9, 121, -222, 5 • Output: M[RESULT]

```
Example 2
i ← N
                              ; R0 to store counter
\mathsf{pointer} \gets \mathsf{ARR}
                              ; R1 to point to current item in table
MAX ← M[pointer]
                              ; R2 to store the maximum number
REPEAT
       ITEM ← M[pointer]
                                ; R3 to store current item
       pointer \leftarrow pointer + 4
                               ; update pointer to next item
       IF ITEM > MAX
           MAX ← ITEM
                                ; new maximum value if ITEM > MAX
       END IF
       i ← i − 1
                                ; decrement counter
Until i = 0
M[RESULT] = MAX
                                                                149
```

```
Example 2
                GetMaximumNum
MyProgram, CODE, READONLY
        AREA
                                                   : start of code
        ENTRY
Main
        LDR
                R0, N
                                  ; R0 = counter
        LDR
                R1, =ARR
                                  ; R1 = pointer to table
                                  ; R2 = MAX (initialize to ARR[0])
        LDR
                 R2, [R1]
LOOP
        LDR
                R3, [R1], #4
                                  ; R3 = current item, update pointer
                                  ; Compare current item with MAX
        CMP
                R2. R3
                                  ; if current item > MAX, update MAX
        MOVLT R2, R3
        SUBS
                                  ; decrement counter
                R0, #1
        BNE
                LOOP
                                  ; check if all items have been processed
                 R2, RESULT
                                  ; Store result to M[RESULT]
HERE
        BAL
                 HERE
                         ; end of code
                Data1, DATA, READWRITE
        AREA
        DCD
                 -2, 9, 121,-222, 5
ARR
       DCD
DCD
RESULT
                                                                           150
```

Example 3

Write the assembly code to perform the following task:

Description:
 Given an array ARR of integers of size N, find the number of negative values in ARR. Store the result in RESULT
 Input:
 M[N] = 5
 M[ARR] = -2, 9, 121,-222, 5

Output:

M[RESULT]

Example 3

```
Example 3
                 GetNumNegatives
                 MyProgram, CODE, READONLY
                                                     ; start of code
        ENTRY
        LDR
                 R0, N
                                   ; R0 = counter
        LDR
                 R1, =ARR; R1 = pointer to table
         MOV
                 R2, #0
                                   ; R2 = number of negatives
LOOP
                 R3, [R1], #4
                                   ; R3 = current item, update pointer
         CMP
                 R3, #0
                                   ; Compare item and 0
        ADDLT
                R2. R2. #1 : Add if item <0
                 R0, R0, #1
                                   ; decrement counter
                                   ; check if all items have been processed
         STR
                 R2, RESULT
                                   ; Store result to M[RESULT]
HERE
                          ; end of code
                 HERE
        BAL
                 Data1, DATA, READWRITE
         AREA
ARR
RESULT
         DCD
                 -2, 9, 121,-222, 5
        DCD
```


SIMULATION USING KEIL uVISION (EXTRA)


Verifying your code through a Simulator


- A simulator is a software which models an actual hardware
- System developers always perform simulations to verify their codes before implementing it in hardware.
- · For ARM, we will be using Keil MicroVision (www.keil.com)
- Keil Microvision is one of the best simulators for ARM processor.
- Acquired by ARM in October 2005
- Includes C/C++ compilers, debuggers, integrated environments, simulation models, and evaluation boards for ARM, Cortex-M, Cortex-R, 8051, C166, and 251 processor families.


Step 1: Download the emulator


- The software can be downloaded from http://www.keil.com/demo/
- Select ARM Evaluation Software.
- Fill up your contact information...
- Download the software and install it on your home PC.
- Size of installer ~319MB.




















Step 7: Running and Debugging • Debugging is one of the most important skill you need to acquire

when writing programs. If you do not know how to debug your

1) Step through your program line-by-line. From here, we can

2) Monitor the values of the registers. From here, we can

3) Monitor the values of the specified memory. From here, we can monitor if the memory is being updated/loaded correctly.

Click **Debug > Start/Stop Debug Session** (or Ctrl-F5) to start

monitor if the register has been updated correctly.

check if the execution flow of your code is according to what

you expect the program to do. If it doesn't, you can pinpoint

program, you have not really master programming.

what is wrong with your code.

debugging

The debugging windows allows you to do the following

MAP File • After assembling your program, three important file will be created in your project directory: a).o file which stores the machine code/binary to be stored in the memory b).Ist file is a file which shows the result of assembled machine code arranged line by line with your assembly code. This file is created for your debugging purposes only. c).map file which shows the absolute address of the code and data area - Memory map specifies where the code and data section is loaded in the memory - Symbol table specifies the absolute address of each variable Local Symbols Ov Type Symbol Name Size Object(Section) 0x00000000

