



PART 1

1.Perform polymorphism using extern keyword?

Write comments in the code explaining why are you using using such keywords??

- 2. Write a code such that you need to call a method of a class with out allocating memory for the class?
- 3.Implement SR Flipflop using JK flipflop?
- a) design digital circuit including truth table
- b) write rtl code for it including test bench

PART 2

24. Write a program in system Verilog to find the sum of left diagonals of a matrix.

Test Data:

Input the size of the square matrix: 2

Input elements in the first matrix:

element - [0],[0] : 1

element - [0],[1] : 2

element - [1],[0]:3

element - [1],[1]:4

Expected Output:

The matrix is:

12

3 4

Addition of the left Diagonal elements is :5

25. Write a program in system Verilog to find sum of rows an columns of a Matrix.

Test Data:

Input the size of the square matrix: 2

Input elements in the first matrix:

element - [0],[0]: 5

element - [0],[1]: 6

element - [1],[0]: 7

element - [1],[1]: 8

Expected Output:

The First matrix is:

The matrix is:

56

78

The sum or rows and columns of the matrix is:

5611 7815 12 14 **26.** Write a program in system Verilog to print or display the lower triangular of a given matrix. Test Data: Input the size of the square matrix: 3 Input elements in the first matrix: element - [0],[0] : 1 element - [0],[1]: 2 element - [0],[2] : 3 element - [1],[0]: 4 element - [1],[1]: 5 element - [1],[2] : 6 element - [2],[0]: 7 element - [2],[1]: 8 element - [2],[2]: 9 Expected Output: The matrix is: 123 456 789 Setting zero in lower triangular matrix 123 056 009 27. Write a program in system Verilog to print or display upper triangular matrix. Test Data: Input the size of the square matrix: 3

Input elements in the first matrix:

element - [0],[0]: 1

element - [0],[1]: 2

element - [0],[2]: 3

element - [1],[0] : 4

element - [1],[1] : 5

element - [1],[2] : 6

element - [2],[0]: 7

```
element - [2],[1]: 8
element - [2],[2]: 9
Expected Output:
The matrix is:
123
456
789
Setting zero in upper triangular matrix
100
450
789
28. Write a program in system Verilog to calculate determinant of a 3 x 3 matrix.
Test Data:
Input elements in the first matrix:
element - [0],[0]: 1
element - [0],[1] : 0
element - [0],[2]:-1
element - [1],[0]: 0
element - [1],[1]:0
element - [1],[2]:1
element - [2],[0] : -1
element - [2],[1] : -1
element - [2],[2] : 0
Expected Output:
The matrix is:
10-1
001
-1 -1 0
The Determinant of the matrix is: 1
29. Write a program in system Verilog to accept a matrix and determine whether it is a sparse matrix.
Test Data:
Input the number of rows of the matrix: 2
Input the number of columns of the matrix: 2
Input elements in the first matrix:
element - [0],[0]: 0
element - [0],[1]: 0
```

```
element - [1],[0]: 1
element - [1],[1]: 0
Expected Output:
The given matrix is sparse matrix.
There are 3 number of zeros in the matrix
30. Write a program in system Verilog to accept two matrices and check whether they are equal.
Test Data:
Input Rows and Columns of the 1st matrix: 2 2
Input Rows and Columns of the 2nd matrix: 2 2
Input elements in the first matrix:
element - [0],[0] : 1
element - [0],[1]: 2
element - [1],[0]: 3
element - [1],[1]: 4
Input elements in the second matrix:
element - [0],[0]: 1
element - [0],[1]: 2
element - [1],[0]:3
element - [1],[1]: 4
Expected Output:
The first matrix is:
12
3 4
The second matrix is:
12
3 4
The Matrices can be compared:
Two matrices are equal.
31. Write a program in system Verilog to check whether a given matrix is an identity matrix.
Test Data:
Input number of Rows for the matrix:3
Input number of Columns for the matrix:3
Input elements in the first matrix:
element - [0],[0]: 1
element - [0],[1]:0
element - [0],[2]:0
element - [1],[0] : 0
element - [1],[1]:1
element - [1],[2] : 0
```

element - [2],[0] : 0 element - [2],[1] : 0 element - [2],[2] : 1 Expected Output : The matrix is : 100 010 001

The matrix is an identity matrix.

32. Write a program in system Verilog to find a pair with given sum in the array.

Expected Output:

The given array: 684-579

The given sum: 15

Pair of elements can make the given sum by the value of index 0 and 5

33. Write a program in system verilog to find the majority element of an array.

A majority element in an array A[] of size n is an element that appears more than n/2 times (and hence there is at most one such element).

Expected Output:

The given array is: 484 67448

There are no Majority Elements in the given array.

34. Write a program in system Verilog to search an element in a row wise and column wise sorted matrix.

Expected Output:

The given array in matrix form is:

15 23 31 39

18 26 36 43

25 28 37 48

30 34 39 50

The given value for searching is: 37

The element Found at the position in the matrix is: 2, 2

35. Write a program in system Verilog to find the row with maximum number of 1s.

Expected Output:

The given 2D array is:

01011

11111

10010

00000

10001

The index of row with maximum 1s is: 1

36. Write a program in system verilog to find the missing number from a given array. There are no duplicates in list.

Expected Output:

The given array is: 13425698

The missing number is: 7

37. Write a program in system Verilog to segregate 0s and 1s in an array.

Expected Output: The given array is: 101001011

The array after segregation is: 0000111111

38. Write a program in system Verilog to merge one sorted array into another sorted array.

Pivot element is the only element in input array which is smaller than it's previous element.

A pivot element divided a sorted rotated array into two monotonically increasing array.

Expected Output:

The given Large Array is: 10 12 14 16 18 20 22 The given Small Array is: 11 13 15 17 19 21

After merged the new Array is:

10 11 12 13 14 1<mark>5 16 17</mark> 18 19 20 21 22

39. Write a program in system Verilog to rotate an array by N positions.

Expected Output:

The given array is: 0 3 6 9 12 14 18 20 22 25 27

From 4th position the values of the array are: 12 14 18 20 22 25 27

Before 4th position the values of the array are: 0 3 6 9

After rotating from 4th position the array is:

12 14 18 20 22 25 27 0 3 6 9

40. Write a program in system Verilog to move all zeroes to the end of a given array.

Expected Output:

The given array is: 2570407-580

The new array is: 2 5 7 8 4 -5 7 0 0 0

