



# SDC Timing Constraints Quick Reference Card

Revision 1.4

## Synopsys Design Constraints

The Synopsys Design Constraints (SDC) format is widely used for specifying timing constraints for a design. SDC is based on the tool command language (TCL) and is used by all Synopsys EDA tools. This quick reference card aims to illustrate the most important SDC commands.

### Useful SDC switches

Most of the commands will accept the following switches, to specify which type of edge or timing path the constraint is being applied:


- min = used for hold timing analysis
- max = used setup timing analysis
- rise = delay associated with rising edge input
- fall = delay associated with falling edge input

## Clocks

### Defining Clocks

The most important constraint is the clock constraints, since this will constrain the vast majority of timing paths:

```
create_clock -period 15 -name my_clock \
[get_ports clk]
```




### Modelling Clocks

You need to model the clock during synthesis and during the initial stages of place and route to ensure that the tools leave enough slack for the insertion of the clock tree. Note: After CTS the tools need to ignore all of these clock modelling values/commands except for the jitter value.

### Clock Skew and Jitter (added together)

```
set_clock_uncertainty 0.2 [get_clocks my_clock]
Clock Transition Time
set_clock_transition 0.1 [get_clocks my_clock]
```



### Clock Source Insertion Delay


```
set_clock_latency -source 0.5 \
[get_clocks my_clock]
```

### Clock Network Insertion Delay

Also called the clock insertion delay


```
set_clock_latency 0.5 [get_clocks my_clock]
```

### Different Source Insertion Delays can be specified if required



### Generated Clocks

```
create_generated_clock -name my_gclock \
-source clk -divide_by 2 INFP1/Q
```




### Virtual Clocks

```
create_clock -period 10 -name off_chip_clk
set_output_delay 2.5 -clock off_chip_clk OUT2
```

External Device

External Device



## Input/Output Constraints


**Warning:** The default IO constraints are zero and must be overridden, otherwise your timing analysis/optimisation will be optimistic.

### Input Delay

```
set_input_delay 1 -max -min -clock my_clock \
[remove_from_collection [all_inputs] clk]
```

### Output Delay

```
set_output_delay 1 -max -min -clock my_clock \
[all_outputs]
```



### Input Drive Resistance


```
set_drive -max 1 [all_inputs]
set_drive -min 0.01 [all_inputs]
```

### Input Drive Resistance from a Library Cell

```
set_driving_cell -cell lib_cell -pin pin_name \
[remove_from_collection [all_inputs] clock]
```

### Output Load Capacitance

```
set_load -max 3 [all_outputs]
set_load -min 1 [all_outputs]
```



## Understanding values for IO Constraints


For hold (-min switch), considering the optimal case

- Smallest external delay
  - Smallest expected external load capacitances
  - Smallest expected external drive resistances
- For setup (-max switch), considering the pessimistic case
- Largest external delay
  - Largest expected external load capacitances
  - Largest expected external drive resistances

It is typical to set the rising (-rise) and falling (-fall) edge constraints to be the same unless you know otherwise.

## Internal Input Capacitance

set\_max\_capacitance 4 [remove\_from\_collection \ [all\_inputs] [get\_ports clk]]




## Timing Exceptions

If you have any doubts about applying any of the following timing exceptions, then avoid using them, since they will give incorrect timing analysis results if applied incorrectly!


## Multicycle Paths

set\_multicycle\_path -setup 3 -to FF2  
set\_multicycle\_path -hold 2 -to FF2




## Functional False Paths

set\_false\_path -setup -from IN2 -to FF12  
reset\_path -setup -from IN2 -to FF12



## Clock Domain Crossing (CDC) False Paths

set\_false\_path -from [get\_clock clk1] \ -to [get\_clock clk2]



## Point to Point Delays Constraints


For setup analysis/optimisation:

set\_max\_delay 10 -from [get\_pins ff1/q] \ -to [get\_ports output1]

For hold analysis/optimisation:

set\_min\_delay 8 -from [get\_pins ff1/q] \ -to [get\_ports output1]

Max/min Path Digital Design



## Other Constraints

## Defining Resets / High fan-out nets

Note: It is generally best to ignore all high fan-out nets during synthesis using the following command:

set\_ideal\_network [get\_ports rst\_n]

## Preventing Modification/Timing Analysis

set\_dont\_touch Don't modify an object

set\_dont\_touch\_network Don't modify a network

Note: Timing analysis is still performed if either of these "dont\_touch" commands are used.

Don't modify a net, or perform timing analysis on the net

set\_ideal\_network

Don't modify a network (or objects in the network), or perform timing analysis on the network


## Setting constant inputs / outputs

These settings enable the optimization of unnecessary logic. Do not set if you do not want this to occur!

set\_logic\_one in1 Specify a constant logic 1 on an input  
set\_logic\_zero in1 Specify a constant logic 0 on an input  
set\_logic\_dc in1 Specify a don't care on an input  
set\_equal in1 in2 Specify two inputs as being the same  
set\_opposite in1 in2 Specify two inputs as being opposites  
set\_unconnected out1 Specify an output port as unused

## Timing setup

## Operating Conditions



Single (Best case OR worst case) analysis

set\_operating\_conditions WC\_corner

## Best Case Worst Case (bc\_wc) analysis

set\_operating\_conditions -analysis\_type bc\_wc \ -min\_library BC\_11b -min BC\_corner \ -max\_library WC\_11b -max WC\_corner

## On-Chip Variation (OCV) analysis

With OCV analysis two analyses runs are required:

## One Analysis at the best case corner:

set\_operating\_conditions -analysis\_type \ on\_chip\_variation \ -min\_library BC\_11b -min BC\_corner \ -max\_library BC\_11b -max Worst\_BC\_corner

## One at the worst case corner:

set\_operating\_conditions -analysis\_type \ on\_chip\_variation \ -min\_library WC\_11b -min Best\_WC\_corner \ -max\_library WC\_11b -max WC\_corner

© 2024 STFC Rutherford Appleton Laboratory  
Microelectronics Support Centre

Please contact us if you would like additional copies of this or other Quick Reference Cards:

<http://www.msc.stfc.ac.uk>