

master ▾

lae / fpga / practicum / 6_BCD_counter / README.md

Go to file

...

 ipacher Practicum #4 #5 and #6 instructions and solutionsLatest commit 773a287 1 hour ago  History

👤 1 contributor

⋮ 322 lines (205 sloc) | 7.83 KB

Raw

Blame



Practicum 6

[\[Home\]](#) [\[Back\]](#)

Contents

- [Introduction](#)
- [Practicum aims](#)
- [Navigate to the practicum directory](#)
- [Setting up the work area](#)
- [Inspect RTL sources](#)
- [Simulate the design \(optional\)](#)
- [Implement the design on target FPGA](#)
- [Build the circuit on breadboard](#)
- [Install and debug the firmware](#)
- [Exercises](#)

Introduction

[\[Contents\]](#)

In this practicum we implement and test on real hardware a **BCD counter driving a 4-digit 7-segment display module** using the **anode (cathode) multiplexing technique**.

Practicum aims

[\[Contents\]](#)

This practicum should exercise the following concepts:

- learn how to drive a multiple-digits 7-segment display module with the anode (cathode) multiplexing technique
- test the difference between synchronous and asynchronous reset
- appreciate the need of debouncing push-button inputs

Navigate to the practicum directory

[\[Contents\]](#)

As a first step, open a **terminal** window and change to the practicum directory:

```
% cd Desktop/lae/fpga/practicum/6_BCD_counter
```

List the content of the directory:

```
% ls -l
% ls -la
```

Setting up the work area

[\[Contents\]](#)

Copy from the `.solutions/` directory the main `Makefile` already prepared for you:

```
% cp .solutions/Makefile .
```

Create a new fresh working area:

```
% make area
```


Additionally, recursively copy from the `.solutions/` directory the following design sources and scripts already prepared for you:

```
% cp -r .solutions/rtl/ .
% cp -r .solutions/bench/ .
% cp -r .solutions/scripts/ .
% cp -r .solutions/xdc/ .
```

Inspect RTL sources

[\[Contents\]](#)

The circuit that you are going to implement and test on real hardware is the following:



Open with a text editor application most relevant RTL sources already prepared for you and try to understand the working principle of the proposed digital design.

Simulate the design (optional)

[\[Contents\]](#)

A simplified testbench can be used to verify that all connections are OK and that the BCD counter counts properly. Before mapping the RTL code into real FPGA hardware it is recommended to run a behavioral simulation of the proposed RTL code:

```
% make sim mode=gui
```

QUESTION

Which is the reset scheme adopted in the design ?

Implement the design on target FPGA

[\[Contents\]](#)

Inspect the content of the main **Xilinx Design Constraints (XDC)** file used to implement the design on real FPGA hardware already prepared for you:

```
% cat xdc/CounterBCD_4digit_display.xdc
```

Identify all pins that have been used to map top-level RTL ports.

Run the FPGA implementation flow in **Non Project mode** from the command line as follows:

```
% make build
```

Once done, verify that the **bitstream file** has been properly generated:

```
% ls -l work/build/outputs/ | grep .bit
```

Build the circuit on breadboard

[\[Contents\]](#)

Plug the **7-segment display module** on your breadboard and use **jumper wires** to make all necessary connections between the breadboard and the FPGA according to **output pins specified in the constraints file**. Use datasheets placed in the `doc/datasheets/` directory to understand the pinout of the module.

Install and debug the firmware

[\[Contents\]](#)

Connect the board to the USB port of your personal computer using a **USB A to micro USB cable**. Verify that the **POWER** status LED turns on. Once the board has been recognized by the operating system **upload the firmware** from the command line using:

```
% make install
```

Debug the functionality of the firmware on real hardware:

- display at the oscilloscope the one-hot code generated for `anode[3:0]` outputs
- increment the BCD counter by pressing the appropriate push-button on the board and observe the result onto the display
- play with the reset button

Exercises

[\[Contents\]](#)

EXERCISE 1

Modify the `rtl/CounterBCD.v` code and **change the reset scheme from synchronous to asynchronous**. Once done, save the file and try to re-run the flows from scratch up to FPGA programming with:

```
% make clean
% make build install
```

Verify the expected functionality of the new firmware after your changes.

EXERCISE 2

Add a **debouncer** to the `button` input in order to **filter out spurious glitches** due to **mechanical chattering** when pressing the external push-button to increment the counter:

```
wire button_debounced ;

Debouncer Debouncer_button ( .clk(clk), .button(button), .pulse(button_debounced) );

...
...

CounterBCD_Ndigit #(NDIGITS(4)) counter (

    .clk      ( button_debounced ),
    .en       (          en       ),
    .rst      (          rst      ),
    .BCD      (          BCD      ),
    .eos      (          ),
    .overflow  (          )

);
```

Once done, save the file and try to re-run the flows from scratch up to FPGA programming with:

```
% make clean
% make build install
```

Verify if with a debouncer the BCD counter now counts as expected.

EXERCISE 3

Modify the top-level RTL module `rtl/CounterBCD_4digit_display.v` in order to **automatically increment the BCD counter** instead of using the external push-button. Try to increment the BCD counter with a frequency of the order of 1 Hz.

For this purpose **run the BCD counter** with the external 100 MHz clock but **instantiate a tick-counter** to slow-down the logic by generating a "tick" pulse used as additional enable condition:

```

wire tick ;

TickCounter #(.MAX(100000)) TickCounter_inst ( .clk(clk), .tick(tick) ) ;

...
...

CounterBCD_Ndigit #(.NDIGITS(4)) counter (

    //.clk      (    button ),
    //.en       (    en    ),
    .clk       (    clk   ),
    .en        ( en & tick ),
    .rst       (    rst   ),
    .BCD       (    BCD   ),
    .eos       (          ),
    .overflow   (          )

) ;

```

Once done, save the file and try to re-run the flows from scratch up to FPGA programming with:

```

% make clean
% make build install

```

Verify the functionality of the new firmware after your changes.

EXERCISE 4

Change the **refresh frequency** for the 7-segment display module. Re-run the flows from scratch up to FPGA programming and verify the functionality of the new firmware after your changes.