

This practicum should exercise the following concepts:

- review the working principle of Pulse Width Modulation (PWM)
- implement and test a free-running programmable 4-bit PWM generator on real FPGA hardware
- measure the PWM period and compare its value with expectations
- implement a 1-bit DAC to generate a programmable DC voltage
- verify the PWM linear characteristics duty-cycle vs. threshold code
- · verify the DAC linear characteristics output voltage vs. threshold code

### Navigate to the practicum directory

### [Contents]

As a first step, open a **terminal** window and change to the practicum directory:

```
% cd Desktop/lae/fpga/practicum/8_pwm_dac
```

List the content of the directory:

```
% ls -l
% ls -la
```

# Setting up the work area

#### [Contents]

Copy from the .solutions/ directory the main Makefile already prepared for you:

```
% cp .solutions/Makefile .
```

Create a new fresh working area:

```
% make area
```

Additionally, recursively copy from the .solutions/ directory the following design sources and scripts already prepared for you:

```
% cp -r .solutions/rtl/
% cp -r .solutions/bench/
% cp -r .solutions/scripts/
% cp -r .solutions/xdc/
.
```

### Compile the PLL IP core

### [Contents]

As usual a Phase-Locked Loop (PLL) IP core is used in RTL to filter the jitter on the external input clock fed to the core logic. The main Xilinx Core Instance (XCI) XML file containing the configuration of the IP has been already prepared for you.

Create a new cores/PLL/ directory to contain IP sources that will be generated by the Vivado IP flow:

```
% mkdir cores/PLL
```

Copy from the .solutions/cores/PLL/ directory the main XCI configuration file:

```
% cp .solutions/cores/PLL/PLL.xci cores/PLL/
```

Finally, compile the IP using make as follows:

```
% make ip xci=cores/PLL/PLL.xci
```

At the end of the flow verify that all IP sources are in place:

```
% ls -l cores/PLL/
```

# **Review RTL sources (optional)**

### [Contents]

The proposed block is a 4-bit free-running counter followed by a binary-comparator that compares the count value with an external 4-bit programmable threshold. A parameterized tick-counter can be used to slow-down the data processing, while the PLL core is used to filter the 100 MHz input clock.

If needed, review in your text-editor application the main RTL module rtl/PWM.v before continuing.

# Simulate the design (optional)

#### [Contents]

Before mapping the RTL code into real FPGA hardware it is recommended to run a behavioral simulation of the proposed RTL code in order to verify that all RTL and IP sources are in place and to review the functionality of the digital block:

```
% make sim mode=qui
```

### Implement the design on target FPGA

### [Contents]

Inspect the content of the main Xilinx Design Constraints (XDC) file used to implement the design on real FPGA hardware already prepared for you:

```
% cat xdc/PWM.xdc
```

If not already in place, copy the file from the .solutions/ directory as follows:

```
% cp .solutions/xdc/PWM.xdc xdc/
```

Identify all pins that have been used to map top-level RTL ports.

### **QUESTION**

On which board pin has been mapped the pwm\_out Verilog output port?

Run the FPGA implementation flow in *Non Project mode* from the command line:

% make build

Once done, verify that the bitstream file has been properly generated:

% ls -l work/build/outputs/ | grep .bit

# Install and debug the firmware

#### [Contents]

Connect the board to the USB port of your personal computer using a **USB A to micro USB cable**. Verify that the **POWER** status LED turns on. Once the board has been recognized by the operating system **upload the firmware** from the command line using:

% make install

Observe the PWM output signal at the oscilloscope. Change the 4-bit threshold value using the slide-switches available on the board.

#### **QUESTION**

Which is the period of the PWM signal? Is this value as expected from the RTL code?


# Implement a 1-bit DAC on breadboard

### [Contents]

The PWM output signal is a **periodic signal**, thus it can be expressed in form of **Fourier series** as the sum of a first **frequency-independent contribution**, corresponding to the **average value of the signal**, plus a sum of infinite frequency-dependent sine/cosine terms.

With a large-enough **low-pass filter** (it can be as simple as a low-pass *RC* filter) we can therefore obtain a constant DC voltage from a PWM signal by removing all remaining frequency-dependent terms of the series. This is the working principle of a so-called **1-bit D/A converter**.

Implement the following circuit on breadboard:



Choose yourself proper resistance and capacitance values for the filter. If you have time, you can **optionally** place an additional **buffer** implemented with an **operational amplifier** (e.g. **uA741**, **LM324**) working in **voltage-follower** configuration.

# Data analysis

#### [Contents]

Once done, connect the PWM signal generated by the FPGA to the breadboard and verify at the oscilloscope that at the output of the low-pass filter you obtain a constant DC voltage. Play with slide-switches on the board.

Create a new directory for your data analysis:

```
% mkdir data
```

Explore all possible threshold values and derive the **DAC characteristic**. For each code measure at the oscilloscope the **DC output voltage** and the **duty-cycle** of the PWM signal. Plot output voltage vs. threshold code and duty-cycle vs. threshold code.

threshold code	Vout	Ton	Ton/T
0			
1			
2			
•••			

Use ROOT for your data analysis and verify the expected linearity of the characteristic with a fit.

### HINT

Simple plots of experimental data in form of y-values vs. x-values in ROOT are implemented using the TGraph class, which allows to also read measurements data from a text file.

With your text-editor application create a new text file e.g. data/pwm\_dac.txt and register your measurements as follows:

```
# code Vout Ton Ton/T
0 ... ... ...
1 ... ... ...
2 ... ...
```

Start an interactive ROOT session at the command line:

```
% root -l
```

Plot and fit the characteristic interactively with:

```
root[] TGraph gr("data/pwm_dac.txt")
root[] gr.Draw("ALP")
root[] gr.Fit("pol1")
```

You can also perform a quick fit using the ROOT Fit Panel.

Sample **ROOT un-named scripts** have been already prepared for you as a reference starting point for your analysis, you can copy them from the .solutions/bin/ directory as follows:

```
% cp -r .solutions/bin/ .
```

Ask to the teacher if you are not confident in using the ROOT software.