

Science & Technology Facilities Council

Rutherford Appleton Laboratory

SDC Timing Constraints Quick Reference Card

Revision 1.4

Synopsys Design Constraints

all Synopsys EDA tools. This quick reference card aims to illustrate the most important SDC commands. based on the tool command language (TCL) and is used by used for specifying timing constraints for a design. SDC is The Synopsys Design Constraints (SDC) format is widely

Useful SDC switches

Most of the commands will accept the following switches, to specify which type of edge or timing path the constraint is being applied:


- -min = used for hold timing analysis
- -max = used setup timing analysis
- -rise = delay associated with rising edge input
- -fall = delay associated with falling edge input

Clocks

Defining Clocks

create_clock -period 15 -name my_clock \ since this will constrain the vast majority of timing paths: The most important constraint is the clock constraints

[get_ports clk]



Clock net implicitly defined as ideal_network

Note: After CTS the tools need to ignore all of these clock the initial stages of place and route to ensure that the modelling values/commands except for the jitter value. tools leave enough slack for the insertion of the clock tree. You need to model the clock during synthesis and during **Modelling Clocks**

Clock Skew and Jitter (added together)


set_clock_uncertainty 0.2 [get_clocks my_clock]

External Device

External Device

Clock Transition Time

set_clock_transition 0.1 [get_clocks my_clock]



rancition Time

Clock Source Insertion Delay


set_clock_latency -source 0.5 \ [get_clocks my_clock]

Clock Network Insertion Delay

Also called the clock insertion delay

set_clock_latency 0.5 [get_clocks my_clock]


Different Source Insertion



Network Insertion Delay

Generated Clocks

create_generated_clock -name my_gclock \
-source clk -divide_by 2 INFF1/Q



Virtual Clocks

create_clock -period 10 -name off_chip_clk
set_output_delay 2.5 -clock off_chip_clk OUT2


Input/Output Constraints

will be optimistic. overridden, otherwise your timing analysis/optimisation Warning: The default IO constraints are zero and must be

Input Delay

set_input_delay 1 -max -min -clock my_clock \
[remove_from_collection [all_inputs] clk]

Output Delay



Input Drive Resistance


set_drive -max 1 [all_inputs]
set_drive -min 0.01 [all_inputs]

Input Drive Resistance from a Library Cell

set_driving_cell -cell lib_cell -pin pin_name
[remove_from_collection [all_inputs] clock]

Output Load Capacitance

set_load -max 3 [all_outputs]
set_load -min 1 [all_outputs]



ω

N

Understanding values for IO Constraints

For hold (-min switch), considering the optimal case

- Smallest external delay
- Smallest expected external load capacitances Smallest expected external drive resistances


For setup (-max switch), considering the pessimistic case _argest external delay

- Largest expected external load capacitances
- Largest expected external drive resistances

It is typical to set the rising (-rise) and falling (-fall) edge constraints to be the same unless you know otherwise.

Internal Input Capacitance

set_max_capacitance 4 [remove_from_collection \ [all_inputs] [get_ports clk];




Timing Exceptions

give incorrect timing analysis results if applied incorrectly! timing exceptions, then avoid using them, since they will If you have any doubts about applying any of the following


Multicycle Paths

set multicycle_path -setup 3 -to FF2
set_multicycle_path -hold 2 -to FF2




Functional False Paths

reset_path -setup -from IN2 -to FF12 set_false_path -setup -from IN2 -to FF12



set_false_path -from [get_clock clk1] Clock Domain Crossing (CDC) False Paths




Point to Point Delays Constraints

For setup analysis/optimisation:

set_max_delay 10 -from [get_pins ff1/q] -to [get_ports output1]

set_min_delay 8 -from [get_pins ff1/q] \ For Hold analysis/optimisation: Max/Min Path -to [get_ports output] Max/Min Path



Other Constraints

Defining Resets / High fan-out nets

set_ideal_network [get_ports rst_n] during synthesis using the following command: Note: It is generally best to ignore all high fan-out nets

Preventing Modification/Timing Analysis

set_ideal_net set_dont_touch_network Don't modify a network Note: Timing analysis is still performed if either of these "don't_touch" commands are used set_dont_touch Don't modify an object

analysis on the net Don't modify a net, or perform timing

U

set_ideal_network

the network), or perform timing analysis on the network Don't modify a network (or objects in

Setting constant inputs / outputs


set_opposite inl in2 set_equal in1 in2 set logic one inl set_logic_dc inl logic. Do not set if you do not want this to occur! These settings enable the optimization of unnecessary Specify two inputs as being opposites Specify two inputs as being the same Specify a don't care on an input Specify a constant logic 0 on an input Specify a constant logic 1 on an input

liming setup

set_unconnected out1

Specify an output port as unused

Operating Conditions



set operating conditions WC corner Single (Best case OR worst case) analysis

Best Case Worst Case (bc_wc) analysis set_operating_conditions -analysis_type bc_wc

-min library BC lib -min BC corner \
-max library WC lib -max WC corner

On-Chip Variation (OCV) analysis

With OCV analysis two analyses runs are required:

set_operating_conditions -analysis_type \ One Analysis at the best case corner: -min_library BC_lib -min_BC_corner \
-max_library_BC_lib -max_Worst_BC_corner on_chip_variation \

One at the worst case corner:

set_operating_conditions -analysis_type -min library WC lib -min Best WC corner \ on chip variation \ -max library WC_lib -max WC_corner

© 2024 STFC Rutherford Appleton Laboratory

Microelectronics Support Centre

Please contact us if you would like additional copies of this or other Quick Reference Cards

http://www.msc.stfc.ac.uk

4