



## BCD TO 7-SEGMENT DECODER

The SN54/74LS48 is a BCD to 7-Segment Decoder consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking input for the LS48.

The circuit accepts 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other components. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables.


The LS48 circuit incorporates automatic leading and/or trailing edge zero-blanking control (RBI and RBO). Lamp Test (LT) may be activated any time when the BI/RBO node is HIGH. Both devices contain an overriding blanking input (BI) which can be used to control the lamp intensity by varying the frequency and duty cycle of the BI input signal or to inhibit the outputs.

- Lamp Intensity Modulation Capability (BI/RBO)
- Internal Pull-Ups Eliminate Need for External Resistors
- Input Clamp Diodes Eliminate High-Speed Termination Effects

### CONNECTION DIAGRAM DIP (TOP VIEW)




### LOGIC DIAGRAM




## SN54/74LS48

### BCD TO 7-SEGMENT DECODER


#### LOW POWER SCHOTTKY



**J SUFFIX**  
CERAMIC  
CASE 620-09



**N SUFFIX**  
PLASTIC  
CASE 648-08




**D SUFFIX**  
SOIC  
CASE 751B-03

### ORDERING INFORMATION

SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

### LOGIC SYMBOL



## 万联芯城

万联芯城 [www.wlxmall.com](http://www.wlxmall.com) 电子元器件物料全国供应，专业提供电子元器件原装现货产品，1片起订，价格优势明显，电子元器件采购网万联芯城目前为长电科技，顺络电子，先科 ST 等多家知名原厂的指定授权代理商，专为客户提供电子元器件配单业务，提交物料清单即可当天报价当天发货，点击进入万联芯城。



# SN54/74LS48

## PIN NAMES

A, B, C, D	BCD Inputs
$\overline{\text{RBI}}$	Ripple-Blanking (Active Low) Input
$\overline{\text{LT}}$	Lamp-Test (Active Low) Input
$\overline{\text{BI/RBO}}$	Blanking Input or Ripple-Blanking Output (Active Low)
$\overline{\text{BI}}$	Blanking (Active Low) Input

## LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.75 U.L.
1.2 U.L.	2(1) U.L.
0.5 U.L.	0.25 U.L.
Open-Collector	3.75 (1.25) U.L. (48)

## NOTES:

a) Unit Load (U.L.) = 40  $\mu\text{A}$  HIGH / 1.6 mA LOW

b) Output current measured at  $V_{\text{OUT}} = 0.5 \text{ V}$

Output LOW drive factor is SN54LS/74LS48: 1.25 U.L. for Military (54), 3.75 U.L. for Commercial (74).

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----

## NUMERICAL DESIGNATIONS — RESULTANT DISPLAYS

## TRUTH TABLE SN54/74LS48

DECIMAL OR FUNCTION	INPUTS						OUTPUTS								NOTE
	LT	RBI	D	C	B	A	BI/RBO	a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	H	H	H	H	H	H	L	1
1	H	X	L	L	L	H	H	L	H	H	L	L	L	L	1
2	H	X	L	L	H	L	H	H	H	L	H	H	L	H	
3	H	X	L	L	H	H	H	H	H	H	H	L	L	H	
4	H	X	L	H	L	L	H	L	H	H	L	L	H	H	
5	H	X	L	H	L	H	H	H	L	H	H	L	H	H	
6	H	X	L	H	H	L	H	L	L	H	H	H	H	H	
7	H	X	L	H	H	H	H	H	H	H	L	L	L	L	
8	H	X	H	L	L	L	H	H	H	H	H	H	H	H	
9	H	X	H	L	L	H	H	H	H	H	L	L	H	H	
10	H	X	H	L	H	L	H	L	L	L	H	H	L	H	
11	H	X	H	L	H	H	H	L	L	H	H	L	L	H	
12	H	X	H	H	L	L	H	L	H	L	L	L	H	H	
13	H	X	H	H	L	H	H	H	L	L	H	L	H	H	
14	H	X	H	H	H	L	H	L	L	L	H	H	H	H	
15	H	X	H	H	H	H	H	L	L	L	L	L	L	L	
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	L	2
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	L	3
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	H	4

## NOTES:

- (1)  $\overline{\text{BI/RBO}}$  is wired-AND logic serving as blanking input ( $\overline{\text{BI}}$ ) and/or ripple-blanking output (RBO). The blanking out ( $\overline{\text{BI}}$ ) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X=input may be HIGH or LOW.
- (2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition.
- (3) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).
- (4) When the blanking input/ripple-blanking output ( $\overline{\text{BI/RBO}}$ ) is open or held at a HIGH level, and a LOW level is applied to lamp-test input, all segment outputs go to a LOW level.

# SN54/74LS48

## GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	−55 0	25 25	125 70	°C
I <sub>OH</sub>	Output Current — High $\bar{a}$ to $\bar{g}$	54, 74			−100	μA
I <sub>OH</sub>	Output Current — High $\overline{BI/RBO}$	54, 74			−50	μA
I <sub>OL</sub>	Output Current — Low $\bar{a}$ to $\bar{g}$	54 74			2.0 6.0	mA
I <sub>OL</sub>	Output Current — Low $\overline{BI/RBO}$ $\overline{BI/RBO}$	54 74			1.6 3.2	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
V <sub>IK</sub>	Input Clamp Diode Voltage				−1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA
V <sub>OH</sub>	Output HIGH Voltage		2.4	4.2		μA	V <sub>CC</sub> = MIN, I <sub>OH</sub> = −50 μA, V <sub>IN</sub> = V <sub>IH</sub> or U.L. per Truth Table
I <sub>O</sub>	Output Current $\bar{a}$ to $\bar{g}$		−1.3	−2.0		mA	V <sub>CC</sub> = MIN, V <sub>O</sub> = 0.85 V Input Conditioner as for V <sub>OH</sub>
V <sub>OL</sub>	Output LOW Voltage $\bar{a}$ to $\bar{g}$	54, 74			0.4	V	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2.0 V V <sub>IL</sub> = V <sub>IL</sub> MAX
		74			0.5	V	
V <sub>OL</sub>	Output LOW Voltage $\overline{BI/RBO}$	54, 74			0.4	V	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.0 V V <sub>IL</sub> = V <sub>IL</sub> MAX
		74			0.5	V	
I <sub>IH</sub>	Input HIGH Current (Except $\overline{BI/RBO}$ )				20	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
					0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
I <sub>IL</sub>	Input LOW Current (Except $\overline{BI/RBO}$ )				−0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
I <sub>IL</sub>	Input LOW Current $\overline{BI/RBO}$				−1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
I <sub>CC</sub>	Power Supply Current			25	38	mA	V <sub>CC</sub> = MAX
I <sub>OS</sub>	Short Circuit Current $\overline{BI/RBO}$ (Note 1)		−0.3		−2.0	mA	V <sub>CC</sub> = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS (V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output from A Input			100	ns	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 4.0 kΩ
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output from A Input			100	ns	
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output from $\overline{RBI}$ Input			100	ns	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 6.0 kΩ
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output from $\overline{RBI}$ Input			100	ns	

SN54 / 74LS48 是一种 BCD 到 7 段的译码器，由 NAND gate、input buffer 和 seven and - or - invert gate 组成。7 个 NAND gates 和 1 个驱动程序成对连接，使 BCD 数据及其补充可用于 7 个解码或逆变门。剩余的门和三个输入缓冲器为 LS48 提供灯测试、下料输入 / 下料输入。该电路接受 4 位二进制码 - 十进制 (BCD)，根据辅助输入的状态，解码这些数据以驱动其他组件。在真值表中显示了相对正的逻辑输出级别，以及辅助输入所需的条件。LS48 电路集成了自动引导和 / 或跟踪边距零仲裁控制 (RBI 和 RBO)。当 BI / RBO 节点高时，可以随时激活 Lamp 测试 (LT)。这两种设备都包含 74LS48 的一个覆盖的下料输入 (BI)，可以通过改变 BI 输入信号的频率和占空比周期来控制灯的强度，也可以抑制输出。· 灯的强度调制能力 (BI/RBO) · 内部拉升消除了外部电阻的需要 · 输入箝位二极管消除了高速终端效应背景图像 1415 数值指定 - 合成显示显示 012345678910111213

note: (1) BI/RBO 是连线的 74LS48，逻辑充当下料输入 (BI) 和 / or ripple - 下料输出 (RBO)。当需要输出函数 0 到 15 时，必须打开或保持高水平，并且如果不需要十进制 0 的下料，则必须打开或将下料输入 (RBI) 调高。X = 输入可能 HIGH 或低。(2) 应用于低水平时消隐的输入 (强制条件) 所有的段输出低水平，无论输入任何其他条件的状态。(3) 当 ripple-blanking 输入 (RBI) 和输入 B, C 和 D 在低温下极有水平，灯测试输入的高 74LS48 水平，(4) 当落料输入 / 落料 - 落料 - 落料 - 落料输出 (BI/RBO) 处于高位或处于高位时，当落料输入 / 落料 - 落料 - 落料 - 落料输出 (BI/RBO) 处于低位或处于低位时，74LS48 所有的段输出均 74LS48 处于低位。真表 54/ 74LS48 INPUTS OUTPUTS 5-60 FAST 和 LS TTL 数据 n54 /

74ls48 Symbol Parameter Min Typ Max Unit VCC Supply

Voltage 54 74 4.54.75 5.05.55.25 VTA Operating 环境温度 Range 54 74 -55 0 25 51 25 70 ° C IOH Output 电流—— High 54, 74 - 100 ohm Output 电流 - High BI / RBO 54, 74 - 50 - 洛瓦 54 74 2.06.0 mAI OLOutput 当前 电流 Low BI / RBO BI RBO 54 74 1.63.2 mADC 特征在工作温度范围内 (除非另有说明) Symbol Parameter Limits Unit Test

Conditions Symbol Parameter Min Typ Max Unit Test Conditions VIH Input Voltage 2.0 V Guaranteed 输入电压高原则 Inputs VIL Input 低 Voltage 54 0.7 V Guaranteed 输入所有 Inputs VIL Input Voltage 74 0.8 V Guaranteed 低的低电压 74LS48 输入所有 Inputs VIK Input 的低电压箝位二极管电压 - 1.5 v vcc = MIN, 含高 Voltage 2.44.2 A VCC = - 18 mA VOH Output 最小值 , IOH = - 50 A, VIN = VIH 或 U.L. / 真理 Table VOH Output 高 Voltage 2.4 VCC = MIN, IOH = - 50 A, VIN = VIH 或 U.L. 每真理 Table IO Output 当前 g - 1.3 - 2.0 mA VCC = MIN, 签证官 = 0.85 / Input 护发素至于 VOH VOLO Output 低压 g 54, 开口 = 2.0 mA VCC = 74 0.4 分钟 , VIH = 2.0 V VIL = 维尔 MAX VOLO Output 低压 g 74 0.5 VIOL = 6.0 mA VCC = MIN, VIH = 2.0 V VIL = 维尔 MAX VOLO Output Voltage BI / RBO 54 低 , 74 0.4 弦乐器 = 1.6 mA VCC = MAX, VIH = 2.0 V VIL = 维尔 MAX VOLO Output 低 Voltage BI / RBO 74 0.5 VIOL = 3.2 mA VCC = MAX, VIH = 2.0 V VIL = 维尔 MAX IIH Input 高电流 (BI / RBO 除外) 20 avcc = MAX, VIN = 2.7 VIIH Input 高电流 (BI / RBO 除外) 0.1 mA VCC = MAX, VIN = 7.0 VII Input 低电流 (BI / RBO 除外) - 0.4 mA VCC = MAX, VIN = 0.4 VII Input 低电流 BI / RBO - 1.2 mA VCC = MAX, VIN = 0.4 VICC Power 供应 Current 25 38 mA VCC = MAX IOSS Short 电路电流 BI / RBO (注 1) 0.3 - 0.3 mA VCC = MAX Note 1: 一次输出不超过一个，也不超过 1 秒。交流特征 (VCC = 5.0 V, TA = 25 ° C) Symbol Parameter Limits Unit Test

Conditions Symbol Parameter Min Typ Max Unit Test Conditionst PHL Propagation 延迟时间 , HIGH-to-LOW Level 输出 Input 100 ns CL = 15 pF, RL = 4.0 k? t PLH Propagation 延迟时间 , LOW-to-HIGH Level 输出 Input 100 ns CL = 15 pF, RL = 4.0 k? t PHL Propagation 延迟时间 , HIGH-to-LOW Level 输出 RBI Input 100 ns CL = 15 pF, RL = 6.0 k? t PLH Propagation 延迟时间 , LOW-to-HIGH Level 输出 RBI Input 100 ns CL = 15 pF, RL = 6.0 k