

Analysis Combinational Circuit

Dr. Le Dung


Hanoi University of Science and Technology

From a given combinational circuit to analysis

- Its function
(Truth table, Expression forms)
- Timing diagram
(Test vectors, Delay, Hazard/Glitch)

An example (1)

Analysis this combinational circuit




Dr. Le Dung

Hanoi University of Science and Technology

An example (2)

Modular understanding




Dr. Le Dung

Hanoi University of Science and Technology

An example (3)

→ Truth table → Expression forms



$$\rightarrow f = \sum_{cdab} (0, 5, 10, 15) = \sum_{abcd} (0, 5, 10, 15)$$

$$f = \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}b\bar{c}\bar{d} + a\bar{b}c\bar{d} + abcd$$


c	d	a	b	f
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Dr. Le Dung

Hanoi University of Science and Technology

An example (4)

→ Expression forms



c	d	F = Y =
0	0	$D_0 = m_0 = a'b'$
0	1	$D_1 = m_1 = a'b$
1	0	$D_2 = m_2 = ab'$
1	1	$D_3 = m_3 = ab$

$$\rightarrow f = m_0.\bar{c}\bar{d} + m_1.\bar{c}d + m_2.c\bar{d} + m_3.cd$$

$$= \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}b\bar{c}\bar{d} + a\bar{b}c\bar{d} + abcd$$

$$= (a \odot c)(b \odot d)$$


$$= (\overline{a \oplus c}) + (\overline{b \oplus d})$$

Dr. Le Dung

Hanoi University of Science and Technology

An example (5)

Timing diagram with no delay




Test vectors : $abcd = 0000 \rightarrow 1000 \rightarrow 1010 \rightarrow 1110 \rightarrow 1111 \rightarrow 0111 \rightarrow 0101 \rightarrow 0100 \rightarrow 0000$

Dr. Le Dung

Hanoi University of Science and Technology

An example (6)

Timing diagram with delay



Test vectors : $abcd = 0000 \rightarrow 0100 \rightarrow 0110 \rightarrow 0100 \rightarrow 0101$

Dr. Le Dung

Hanoi University of Science and Technology


Static Hazard /Glitch

- Hazard condition: A single variable change causes a momentary output change when no output change should occur.
- Cause: different delay in two paths (see Example)
- Glitch: The momentary output change
= unwanted transient pulse
 - + Static 1-hazard = glitch $1 \rightarrow 0 \rightarrow 1$ (in SOP)
 - + Static 0-hazard = glitch $0 \rightarrow 1 \rightarrow 0$ (on POS)
- Solution: Adding redundant terms (product terms or sum terms)

Dr. Le Dung

Hanoi University of Science and Technology


An example of static 1-hazard



Dr. Le Dung

Hanoi University of Science and Technology

Removing static 1-hazard



Dr. Le Dung

Hanoi University of Science and Technology

Dynamic hazard

- A dynamic hazard is the possibility of an output changing more than once as a result of a single input change
- Cause: different delay in multiple paths



Dynamic Hazard on 0 → 1




Dynamic Hazard on 1 → 0

- Any circuit that is static hazard free is also dynamic hazard free
- Any circuit dynamic hazard free

Dr. Le Dung

Hanoi University of Science and Technology


An example of dynamic hazard (1)



Dr. Le Dung

Hanoi University of Science and Technology


An example of dynamic hazard (2)



Dr. Le Dung

Hanoi University of Science and Technology

An example of dynamic hazard (3)



Dr. Le Dung

Hanoi University of Science and Technology

Function hazard

- Function hazards are non-solvable hazards which occurs when more than one input variable changes at the same time.
- Function hazards can not be logically eliminated with actual specification of the circuit. The only real way to avoid such problems is to restrict the changing of input variables so that only one input should change at any given time.

Dr. Le Dung

Hanoi University of Science and Technology

Hazard-free design

- Hazards are hard to detect by hand: importance of simulation
- The danger for hazards increases when rise times and fall times are not equal
- Are hazards a problem?
 - ☐ For synchronous circuits, they are not
 - ☐ Unless they control the clock of a memory element
 - ☐ For asynchronous circuits, they always are a problem