

# Latches and Flip-Flops

**Dr. Le Dung**

Faculty of Electronics and Telecommunications


Hanoi University of Science and Technology

## Content

- Memory element
- Latches
- Flip-Flops

## A device with exactly two stable states

Bistable multivibrator circuit




Dr. Le Dung

3

Hanoi University of Science and Technology

## Memory element



Dr. Le Dung

4

Hanoi University of Science and Technology

# Latches


- SR latch (Set-Reset latch)
  - + with NOR structure
  - + with NAND structure
- Gated SR latch
- D latch (Delay or Data latch = transparent latch)
- Some applications of the latches (1) (2) (3)

Dr. Le Dung

5


Hanoi University of Science and Technology

## Set-Reset Latch with NOR structure



**SR latch**


S, R active "High"



NOR structure

| S | R | Q' (next)                          |
|---|---|------------------------------------|
| 0 | 0 | Q (latch)*                         |
| 0 | 1 | 0 (reset)                          |
| 1 | 0 | 1 (set)                            |
| 1 | 1 | $Q' = \bar{Q}' = 0$<br>(Inhibited) |

\* Latch = No change



**State diagram**  
(Moore)


Inhibited

Dr. Le Dung

6


Hanoi University of Science and Technology

# Set-Reset Latch with NAND structure



**SR latch**


S, R active "Low"



**NAND structure**

| S | R | Q' (next)                          |
|---|---|------------------------------------|
| 0 | 0 | $Q' = \bar{Q}' = 1$<br>(Inhibited) |
| 0 | 1 | 1 (set)                            |
| 1 | 0 | 0 (reset)                          |
| 1 | 1 | Q (latch)*                         |

\* Latch = No change



**State diagram**  
(Moore)


Dr. Le Dung

7

Hanoi University of Science and Technology



# SR latch timing diagram

**NOR SR Latch**



S, R active "High"

| S | R | Q' (next)                        |
|---|---|----------------------------------|
| 0 | 0 | Q (latch)*                       |
| 0 | 1 | 0 (reset)                        |
| 1 | 0 | 1 (set)                          |
| 1 | 1 | $Q' = \bar{Q}' = 0$<br>(Illegal) |




Dr. Le Dung

8

Hanoi University of Science and Technology

# Gated SR Latch




Dr. Le Dung

9



Hanoi University of Science and Technology

# D Latch

Data or Delay latch  
= transparent latch



| E | D | Q' (next)         |
|---|---|-------------------|
| 0 | x | Q (hold)*         |
| 1 | 0 | 0 (reset=store 0) |
| 1 | 1 | 1 (set=store 1)   |




Dr. Le Dung

10

Hanoi University of Science and Technology

## Some applications of the latches (1)

### (App 1) Debounce a mechanical switch




Dr. Le Dung

11

Hanoi University of Science and Technology

## Some applications of the latches (2)

### (App 2) LED detect alarm system




Dr. Le Dung

12

Hanoi University of Science and Technology

## Some applications of the latches (3)

(App 3) 74LS75 Quad D latch module with enable



Dr. Le Dung

13

Hanoi University of Science and Technology

## Flip-Flops

- Clock signals
- Clocked flip-flops
  - + Master-Slave Flip-Flop (Pulse-triggered FF)
  - + Edge-triggered Flip-Flop
- SR Flip-Flop
- JK Flip-Flop
- D Flip-Flop
- T Flip-Flop
- Asynchronous set and reset (Preset and Clear)
- Some applications of the flip-flops(1) (2) (3)

Dr. Le Dung


14

Hanoi University of Science and Technology

# Clock signals

Với hệ thống đồng bộ, ngõ ra thay đổi trạng thái tại những thời điểm có cạnh xung clock.

- Cạnh xung dương Positive-going transitions (PGT)
- Cạnh xung âm: Negative-going transitions (NGT)



Dr. Le Dung


15

Hanoi University of Science and Technology

# Clocked Flip-Flops

Trong các FF có ngõ vào xung clock (CLK)

- (a) Xung clock tích cực cạnh dương
- (b) Xung clock tích cực cạnh âm




Dr. Le Dung

16

Hanoi University of Science and Technology



# Master-Slave Flip-Flops




Dr. Le Dung

17

Hanoi University of Science and Technology

# Edge-triggered Flip-Flops




Dr. Le Dung

18

Hanoi University of Science and Technology

## SR Flip-Flop (active with PGT)




Dr. Le Dung

19

Hanoi University of Science and Technology

## SR Flip-Flop (active with NGT)



Dr. Le Dung


20

Hanoi University of Science and Technology


# JK Flip-Flop

- Hoạt động giống SC-FF. J là ngõ set, K là ngõ clear
- Khi cả J và K đều ở mức cao, ngõ ra sẽ đảo trạng thái so với trạng thái trước đó.
- Có thể tích cực cạnh dương hay cạnh âm xung clock.


## JK Flip-Flop (active with PGT)




## JK Flip-Flop (active with NGT)



## Internal Circuitry of JK Flip-Flop



# Pulse-triggered JK Flip-Flop




Dr. Le Dung

25

Hanoi University of Science and Technology

# D Flip-Flop

- Chỉ có một ngõ vào D, tương ứng với ngõ vào data.
- Ngõ ra Q sẽ có cùng giá trị với ngõ vào D khi có tác động của cạnh xung clock.
- Trong những thời điểm khác, D-FF sẽ lưu giá trị trước đó của nó.




Dr. Le Dung

26

Hanoi University of Science and Technology

## Make D Flip-Flop from JK Flip-Flop




Dr. Le Dung

27


Hanoi University of Science and Technology

## T Flip-Flop (active with NGT)



$$T \Rightarrow Q^* = \bar{Q}$$

| T | Q | Q* |        |
|---|---|----|--------|
| 0 | 0 | 1  | Toggle |
| 1 | 1 | 0  | Toggle |




Dr. Le Dung

28

Hanoi University of Science and Technology

## Clocked T Flip-Flop




## Asynchronous set and reset (1)

- S, R, J, K và D được gọi là những ngõ vào đồng bộ bởi vì ảnh hưởng của chúng đồng bộ với xung clock.
- Ngõ vào không đồng bộ hoạt động độc lập với những ngõ vào đồng bộ, chúng có thể set (1) hoặc clear (0) Flip-Flop vào bất kỳ thời điểm nào.


## Asynchronous set and reset (2)

JK-FF with  $\overline{\text{Preset}}$  and  $\overline{\text{Clear}}$  inputs



| J | K | Clk | $\overline{\text{PRE}}$ | $\overline{\text{CLR}}$ | Q                             |
|---|---|-----|-------------------------|-------------------------|-------------------------------|
| 0 | 0 | ↓   | 1                       | 1                       | Q (no change)                 |
| 0 | 1 | ↓   | 1                       | 1                       | 0 (Synch reset)               |
| 1 | 0 | ↓   | 1                       | 1                       | 1 (Synch set)                 |
| 1 | 1 | ↓   | 1                       | 1                       | $\overline{Q}$ (Synch toggle) |
| x | x | x   | 1                       | 1                       | Q (no change)                 |
| x | x | x   | 1                       | 0                       | 0 (asynch clear)              |
| x | x | x   | 0                       | 1                       | 1 (asynch preset)             |
| x | x | x   | 0                       | 0                       | (Invalid)                     |


## Asynchronous set and reset (3)





## Asynchronous set and reset (4)

T-FF with Preset and Clear inputs




## Applications of the Flip-Flop

- + Thiết kế các bộ đếm (Counter)
- + Thiết kế thanh ghi dịch (Shift register)
- + Thiết kế mạch dãy
- + Các ứng dụng khác

## Some applications of the Flip-Flop (1)

### 3 bits Up-Counter




Dr. Le Dung

35

Hanoi University of Science and Technology

## Some applications of the Flip-Flop (2)

### Serial shift register



Dr. Le Dung

36

Hanoi University of Science and Technology