

CÁC MẠCH LOGIC DÃY CƠ BẢN

(MODULAR SEQUENTIAL LOGIC CIRCUITS)

NỘI DUNG

I. THANH GHI (REGISTER)

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

II. BỘ ĐẾM (COUNTER)

.....

.....


.....

.....


.....

III REGISTER FILES, LIFO, FIFO

THANH GHI LƯU TRỮ (STORAGE REGISTER)



TTL 74171 Quad D-type FF with Clear



Ghi chú :

.....

.....

.....

.....


.....

THANH GHI CHỐT (LATCH)


DM74LS75 Quad Latch

Logic Diagram

(Each Latch)



Connection Diagram



Function Table (Each Latch)

Inputs		Outputs	
D	Enable	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q_0	\bar{Q}_0

Ghi chú :





.....

.....

.....

.....

THANH GHI DỊCH (SHIFT REGISTER)



1. Serial-In Serial-Out Shift Register

2. Serial-In Parallel-Out Shift Register

3. Parallel-In Serial-Out Shift Register

4. Shift Right Register



5. Shift Left Register

6. Bidirectional Shift Register

7. Universal Shift Register

* Shift Ring Register = Johnson Counter

SERIAL LOAD SHIFT REGISTER



Ghi chú :

.....

.....

.....


.....

.....



.....

.....

DM74LS164 8-Bit Serial In/Parallel Out Shift Register




Timing Diagram




DM74LS165

8-Bit Parallel In/Serial Output Shift Registers




Function Table

Inputs					Internal		Output
Shift/ Load	Clock Inhibit	Clock	Serial	Parallel A...H	QA	QB	
L	X	X	X	a...h	a	b	h
H	L	L	X	X	QA0	QB0	QH0
H	L	↑	H	X	H	QAn	QGn
H	L	↑	L	X	L	QAn	QGn
H	H	X	X	X	QA0	QB0	QH0



THANH GHI DỊCH 2 CHIỀU

Bidirectional Shift Register



Ghi chú :

.....


.....

.....


.....

.....

THANH GHI DỊCH ĐA NĂNG


MOTOROLA
**4-BIT BIDIRECTIONAL
UNIVERSAL SHIFT REGISTER**
SN54/74LS194A


THANH GHI DỊCH ĐA NĂNG (TIẾP)



PIN NAMES

S_0, S_1	Mode Control Inputs
P_0-P_3	Parallel Data Inputs
DSR	Serial (Shift Right) Data Input
DSL	Serial (Shift Left) Data Input
\overline{CP}	Clock (Active HIGH Going Edge) Input
\overline{MR}	Master Reset (Active LOW) Input
Q_0-Q_3	Parallel Outputs (Note b)

MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS						OUTPUTS			
	MR	S_1	S_0	DSR	DSL	P_n	Q_0	Q_1	Q_2	Q_3
Reset	L	X	X	X	X	X	L	L	L	L
Hold	H	l	l	X	X	X	q_0	q_1	q_2	q_3
Shift Left	H	h	l	X	l	X	q_1	q_2	q_3	L
	H	h	l	X	h	X	q_1	q_2	q_3	H
Shift Right	H	l	h	l	X	X	L	q_0	q_1	q_2
	H	l	h	h	X	X	H	q_0	q_1	q_2
Parallel Load	H	h	h	X	X	P_n	P_0	P_1	P_2	P_3

Ghi chú :

.....

.....

.....

.....


.....

ỨNG DỤNG THANH GHI DỊCH

- ❖ CHUYỂN ĐỔI SONG SONG/NỐI TIẾP VÀ NGƯỢC LẠI
- ❖ THIẾT KẾ BỘ NHÂN/CHIA
- ❖ TẠO THỜI GIAN TRỄ
- ❖ THIẾT KẾ MẠCH DÂY (TIẾT BÀI TẬP)
- ❖ TẠO CHUỖI TÍN HIỆU TUẦN HOÀN (TIẾT BÀI TẬP)

CHUYỂN ĐỔI SONG SONG/NỐI TIẾP VÀ NGƯỢC LẠI

Parallel-to-Serial/Serial-to-Parallel Conversion



Ghi chú :


.....

.....

.....

TRUYỀN TIN DI BỘ

Parallel to Serial Conversion for asynchronous communication




Ghi chú :

.....

.....

.....

MẠCH TẠO CLOCK VÀ MẠCH MỘT XUNG (ONE-SHOT)



Thông số mạch tạo Clock :




$$t_1 = 0.693 \cdot R_B \cdot C_T$$

$$t_2 = 0.693 \cdot (R_A + R_B) \cdot C_T$$

$$T = t_1 + t_2$$


$$R_A \geq 1K, R_A + R_B \leq 6.6M$$

$$C_T \geq 500pF$$




Độ rộng xung One-shot :
 $T = 1.1 R_A C_T$

BỘ NHÃN 4 BITS DÙNG THANH GHI DỊCH





Thứ tự :


1. Xoá Reg A (Clear Reg A).
2. Đặt các thừa số rồi Load vào Reg B và Reg C
3. Ngắt Clock (khoá S1)
4. Chuyển Reg A,B và C về chế độ Register
5. Đóng Clock (khoá S1).




BỘ ĐẾM KHÔNG ĐỒNG BỘ (RIPPLE COUNTER)



BỘ ĐẾM ĐỒNG BỘ (SYNCHRONOUS COUNTER)




BỘ ĐẾM ĐỒNG BỘ TĂNG GIẢM (UP/DOWN COUNTER)




IC 74LS93 - BỘ ĐẾM NHỊ PHÂN 4 BITS KHÔNG ĐỒNG BỘ

SN74LS93

(TOP VIEW)


RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT			
R ₀ (1)	R ₀ (2)	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			



74LS90 Decade and Binary Counters



MODE SELECTION

RESET/SET INPUTS				OUTPUTS			
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
L	X	L	X	Count			
X	L	X	L	Count			
L	X	X	L	Count			
X	L	L	X	Count			


BCD COUNT SEQUENCE


COUNT	OUTPUT			
	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

NOTE: Output Q₀ is connected to Input CP₁ for BCD count.



74LS90 TẠO BỘ ĐẾM MODULE-6 VÀ MODULE-10 (BỘ ĐẾM 60 DÙNG CHO MẠCH ĐỒNG HỒ ĐIỆN TỬ)







PRESETTABLE BCD/DECADE UP/DOWN COUNTER

MODE SELECT TABLE

MR	PL	CP _U	CP _D	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	\downarrow	H	Count Up
L	H	H	\downarrow	Count Down


LOGIC DIAGRAMS






PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER


LOGIC DIAGRAMS



GHÉP NỐI MỞ RỘNG BỘ ĐẾM




REGISTER FILES



Register Files with
4 x Register 4 bits


A register files is an array of processor registers in a CPU

Register 0 in the register files




1 Register File Cell

IMPLEMENTATION OF REGISTER FILE CELL



Hoặc




Thiết kế bộ nhớ hàng đợi (memory queue)

→ LIFO (last in first out)

→ FIFO (first in first out)

Dùng thanh ghi dịch, bộ đếm, Mux, SRAM

LIFO – LAST IN FIRST OUT



FIFO – FIRST IN FIRST OUT

