
CÁC MẠCH LOGIC DÃY CƠ BẢN

(MODULAR SEQUENTIAL LOGIC CIRCUITS)


NÔI DUNG

I. THANH GHI (REGISTER)
II. BỘ ĐẾM (COUNTER)
III REGISTER FILES, LIFO, FIFO

THANH GHI LUU TRŨ (STORAGE REGISTER)




TTL 74171 Quad D-type FF with Clear



THANH GHI CHỐT (LATCH)


DM74LS75 Quad Latch



Function Table (Each Latch)


Inp	uts	Out	puts
D	Enable	Q	Q
L	Н	L	Н
Н	Н	Н	L
Х	L	Q ₀	\overline{Q}_0

Connection Diagram




Ghi chú:				• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	
•••••	•••••	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •
					• • • • • • • • • • • • • • • • • • • •	
•••••						


THANH GHI CHỐT CÓ ĐẦU RA 3 TRẠNG THÁI (TRI-STATES LATCH)




THANH GHI DỊCH (SHIFT REGISTER)




SERIAL LOAD SHIFT REGISTER






DM74LS165 8-Bit Parallel In/Serial Output Shift Registers




THANH GHI DỊCH 2 CHIỀU

Bidirectional Shift Register




Ghi chu:	

THANH GHI DỊCH ĐA NĂNG



THANH GHI DỊCH ĐA NĂNG (TIẾP)



PIN NAMES

 $\begin{array}{ll} s_0, s_1 & \text{Mode Control Inputs} \\ P_0 - P_3 & \text{Parallel Data Inputs} \end{array}$

DSR Serial (Shift Right) Data Input DSL Serial (Shift Left) Data Input

CP Clock (Active HIGH Going Edge) Input MR Master Reset (Active LOW) Input

Q₀-Q₃ Parallel Outputs (Note b)

MODE SELECT — TRUTH TABLE

OPERATING MODE			IN	PUT S		OUTPUTS				
OFERATING MODE	MR	S ₁	s ₀	DSR	DSL	Pn	Q ₀	Q ₁	Q ₂	Q ₃
Reset	L	Х	Х	Х	Х	Х	L	L	L	L
Hold	Н	I	_	Х	Х	Х	90	q 1	q 2	q3
Shift Left	НН	h		X X	l h	X X	91 91	q2 q2	q3 q3	L H
Shift Right	H H		h h	l h	X X	X X	L	0P 0P	91 91	92 92
Parallel Load	Н	h	h	Х	Х	Pn	P ₀	P ₁	P ₂	P ₃


Ghi chú:		

ÚNG DỤNG THANH GHI DỊCH

- ❖ CHUYỂN ĐỔI SONG SONG/NỐI TIẾP VÀ NGƯỢC LẠI
- THIẾT KẾ BỘ NHÂN/CHIA
- * TẠO THỜI GIAN TRỄ
- ❖ THIẾT KẾ MẠCH DÃY (TIẾT BÀI TẬP)
- * TẠO CHUỖI TÍN HIỆU TUẦN HOÀN (TIẾT BÀI TẬP)


CHUYỂN ĐỔI SONG SONG/NỐI TIẾP VÀ NGƯỢC LẠI

Parallel-to-Serial/Serial-to-Parallel Conversion




TRUYỀN TIN DI BỘ

Parallel to Serial Conversion for asynchronous communication




Ghi chù:				
• • • • • • • • • • • • • • • • • • • •	•••••	• • • • • • • • • • • • • • • • • • • •	•••••	•••••


MẠCH TẠO CLOCK VÀ MẠCH MỘT XUNG (ONE-SHOT)



Thông số mach tao Clock:

 $R_{\text{A}} \geq 1 K$, $R_{\text{A}} + R_{\text{B}} \leq 6.6 M$





 $t_1 = 0.693.R_B.C_T$


 $T = t_1 + t_2$


 $C_T \ge 500 pF$

 $t_2 = 0.693.(R_A + R_B).C_T$


 $T=1.1 R_A C_T$


BỘ NHÂN 4 BITS DÙNG THANH GHI DỊCH







BỘ ĐẾM KHÔNG ĐỒNG BỘ (RIPPLE COUNTER)






$\mathbf{B}\hat{\mathbf{O}}$ $\mathbf{D}\hat{\mathbf{E}}\mathbf{M}$ $\mathbf{D}\hat{\mathbf{O}}\mathbf{N}\mathbf{G}$ $\mathbf{B}\hat{\mathbf{O}}$ (SYNCHRONOUS COUNTER)






BỘ ĐẾM ĐỒNG BỘ TĂNG GIẨM (UP/DOWN COUNTER)




IC 74LS93 - BỘ ĐẾM NHỊ PHÂN 4 BITS KHÔNG ĐỒNG BỘ



RESET/COUNT FUNCTION TABLE

RESET	RESET INPUTS			PUT	
R ₀₍₁₎	R ₀₍₂₎	αD	ac	$\mathbf{Q}_{\mathbf{B}}$	QA
Н	н	L	L	L	L
L	x		COL	JNT	
×	L		COL	JNT	



74LS90 Decade and Binary Counters


MODE SELECTION


RES	RESET/SET INPUTS			Τ	C	UTP	UTS	
MR ₁	MR_2	MS ₁	MS ₂		Q_0	Q ₁	Q_2	Q_3
Н	Н	L	Х	Γ	L	L	L	٦
н	н	Х	L	I	L	L	L	L
Х	Х	Н	н	ı	Н	L	L	Н
L	Х	L	Х	ı		Cou	ınt	
Х	L	Х	L	ı		Cou	ınt	
L	Х	Х	L			Cou	ınt	
X	L	L	Х	I		Cou	ınt	

BCD COUNT SEQUENCE

COUNT		OUTPUT			
COUNT	Q	Q ₁	Q_2	Q_3	
0	L	L	L	٦	
1	Н	L	L	L	
2	L	Н	L	L	
3	Н	Н	L	L	
4	L	L	Н	L	
5	Н	L	Н	L	
6	L	Н	Н	L	
7	Н	Н	Н	L	
8	L	L	L	Н	
9	Н	L	L	Н	


 \underline{NQ} TE: Output \underline{Q}_0 is connected to Input \underline{CP}_1 for BCD count.






74LS90 TẠO BỘ ĐẾM MODULE-6 VÀ MODULE-10

(BỘ ĐẾM 60 DÙNG CHO MẠCH ĐỒNG HỒ ĐIỆN TỬ)







PRESETTABLE BCD/DECADE UP/DOWN COUNTER

MODE SELECT TABLE


MR	PL	CPU	CPD	MODE
Н	Х	Х	X	Reset (Asyn.)
L	L	Х	X	Preset (Asyn.)
L	н	Н	Н	No Change
L	н	Г	Н	Count Up
L	Н	Н	7	Count Down

LOGIC DIAGRAMS







PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER



GHÉP NỐI MỞ RỘNG BỘ ĐẾM




REGISTER FILES



Giảng viên : Ts. Lê Dũng

KHOA ĐIỆN TỬ - VIỄN THÔNG - ĐH BÁCH KHOA HÀ NỘI

IMPLEMENTATION OF REGISTER FILE CELL




Thiết kế bộ nhớ hàng đợi (memory queue)

- → LIFO (last in first out)
- → FIFO (first in first out)

Dùng thanh ghi dịch, bộ đếm, Mux, SRAM

LIFO – LAST IN FIRST OUT



FIFO – FIRST IN FIRST OUT

