

UD02. Functional

parts of a
computer.

Part 1

Desarrollo de Aplicaciones Web
1er Curso

Curso 2020-2021

Autor: Vicent Bosch

vicent.bosch@ceedcv.es



Reconocimiento - NoComercial - CompartirIgual (by-nc-sa): No se permite un uso comercial de la obra original ni de las posibles obras derivadas, la distribución de las cuales se debe hacer con una licencia igual a la que regula la obra original.

Esta obra esta sujeta a la Licencia Reconocimiento-NoComercial-CompartirIgual 4.0 Internacional de Creative Commons. Para ver una copia de esta licencia, visite <http://creativecommons.org/licenses/by-nc-sa/4.0/> o envíe una carta Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Recordatorio



**Esta
presentación no
sustituye los
apuntes
disponibles en
el aula virtual.**



**Las apuntes
oficiales son los
que tenéis en el
aula virtual**

Contents

1. Historical Evolution
2. Computer system: definition
3. Computer architectures
4. Functional elements of a computer
5. Instructions
6. Questions



1. Historical evolution

1. Non-digital computers

2. Digital computers


- ✓ General purpose
- ✓ Transistors

2. What's a computer system?




3. Computer architectures

1. Von Neumann




3. Computer architectures

1. Harvard



4. Functional elements of a computer



4. Functional elements of a computer: *memory unit*

- ✓ Word size (8,16,32,64,...bits)
- ✓ Addresses
- ✓ Content

Address	Content (from bit to bit)
0	0..31
1	32..63
2	64..95
3	96..127
4	128..159
5	160..191

5. Instructions (1)

- ✓ An application is developed using a programming language.
- ✓ Each line of code of an application is “converted” to set of binary instructions (compilation process).
- ✓ The CPU must have a instruction set to “understand” what to do with each binary instruction.
- ✓ The CU decodes the instruction using its associated format (fields).

5. Instructions (2)

- ✓ The CPU has an **instruction set** which contains all the instructions that can execute.
- ✓ Each instruction is based on an **instruction format**. There can be different instruction formats, depending on different facts such as the **addressing modes**.
- ✓ An addressing mode is the way a data is referenced in the instruction.

OP_CODE (2 bits)	ADDRESS OPERAND_1 (3 bits)	ADDRESS OPERAND_2 (3 bits)
1 0	0 1 0	1 0 1
OP_CODE (2 bits)	ADDRESS OPERAND_1 (3 bits)	DATA (3 bits)
1 1	0 1 0	1 0 1

5. Instructions (3). Addressing mode


OP_CODE (2 bits)	ADDRESS OPERAND_1 (3 bits)	ADDRESS OPERAND_2 (3 bits)
1 0	0 1 0	1 0 1

Address	Content (Word size = 16 bits)
...	
→ 0 1 0	A893 ₁₆
0 1 1	239C ₁₆
1 0 0	F057 ₁₆
→ 1 0 1	0013 ₁₆
...	

5. Instructions: example


- ✓ 8 bits used to codify an instruction.
- ✓ Instruction format (from left to right):
 - ✓ 2 bits to identify the instruction. For example, the *add* instruction:
 - the op_code is 00
 - add Operand1, Operand2, Destination
→ Destination=Operand1+Operand2
 - ✓ 3 groups of 2 bits to identify an internal register (R0, R1, R2, R3)
- ✓ If the CPU has to execute **00 00 11 01** → **add R0 R3 R1**
- ✓ Which addressing mode is using?

5. Instruction cycle (0)




5. Instruction cycle (1)

✓ Fetch the instruction




5. Instruction cycle (2)



✓ Decode the instruction

CENTRAL PROCESS UNIT



A109 → 1 0 1 0 0 0 0 1 0 0 0 0 0 1 0 1

OP_CODE (4 bits)	ADDRESS OPERAND_1 (6 bits)	INTERNAL REGISTER (6 bits)
1 0 1 0	0 0 0 1 0 0	0 0 0 1 0 1

Search for the instruction in the instruction set

Search for the address in the memory unit where the content is stored



Search for the internal register in the CPU where the content is stored

5. Instruction cycle (3)

✓ Execute the instruction

MEMORY UNIT (hex)

Address	Content
4	8
5	5
6	A109
7	C0A7
8	FA73
...	




BUSES

Depends on the type of instruction: add, mult, load, store, etc...In the example let's suppose that the instruction send both contents (operand 1 and operand 2) to the ALU to multiply them and the result is stored in the address of operand 1

5. Instruction cycle (4)

✓ **Store**



TC 26th to 30th October

- ✓ Review exercises about the instruction cycle.
- ✓ Configure Visual Studio Code and Python.
- ✓ Introduction to Python: basics.