# Computer Architectures Lab 4 Introducing gem5

### 1) Introducing gem5

```
gem5 is freely available at: http://gem5.org/
```

the laboratory version uses the ALPHA CPU model previously compiled and placed at:

```
/opt/gem5/
```

## the ALPHA compilation chain is available at:

```
/opt/alphaev67-unknown-linux-gnu/bin/
```

a. Write a hello world C program (hello.c). Then compile the program, using the ALPHA compiler, by running this command:

```
~/my_gem5Dir$ /opt/alphaev67-unknown-linux-gnu/bin/alphaev67-unknown-linux-gnu-gcc -static -o hello hello.c
```

## b. Simulate the program

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
```

In this simulation, gem5 uses *AtomicSimpleCPU* by default.

### c. Check the results

your simulation output should be similar than the one provided in the following:

```
~/my gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 compiled Sep 20 2017 12:34:54
gem5 started Jan 19 2018 10:57:58
gem5 executing on this pc, pid 5477
command line: /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
Global frequency set at 100000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned
(512 Mbytes)
0: system.remote gdb.listener: listening for remote gdb #0 on port 7000
warn: ClockedObject: More than one power state change request encountered within the
same simulation tick
**** REAL SIMULATION ****
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Exiting @ tick 2623000 because target called exit()
```

### •Check the output folder

in your working directory, gem5 creates an output folder (m5out), and saves there 3 files: config.ini, config.json, and stats.txt. In the following, some extracts of the produced files are reported.

## •Statistics (stats.txt)

```
------ Begin Simulation Statistics ------
sim_seconds 0.000003 # Number of seconds simulated
sim_ticks 2623000 # Number of ticks simulated
final_tick 2623000 # Number of ticks from beginning of simulation
sim_freq 100000000000 # Frequency of simulated ticks
host_inst_rate 1128003 # Simulator instruction rate (inst/s)
```

```
host op rate
                       1124782 # Simulator op (including micro ops) rate(op/s)
host_tick_rate 564081291
host_mem_usage 640392
                                  # Simulator tick rate (ticks/s)
                       640392
                                  # Number of bytes of host memory used
                          0.00
5217
host seconds
                                   # Real time elapsed on the host
sim \overline{i}nsts
                                    # Number of instructions simulated
sim ops
                          5217
                                    # Number of ops (including micro ops) simulated
system.cpu_clk_domain.clock 500
                                    # Clock period in ticks
```

## •Configuration file (config.ini)

```
. . . . . . . . . .
[system.cpu]
type=AtomicSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk domain=system.cpu clk domain
cpu_id=0
default_p_state=UNDEFINED
do checkpoint insts=true
do quiesce=true
do statistics insts=true
dtb=system.cpu.dtb
eventq_index=0
fastmem=false
function_trace=false
```

## 2) Simulate the same program using different CPU models.

## Help command:

```
~/my gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -h
```

### List the CPU available models:

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py --list-cpu-types
```

#### a. *TimingSimpleCPU* simple CPU that includes an initial memory model interaction

```
\label{lem5} $$ \sim \proof gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py --cputype=timing -c hello $$
```

### b. *MinorCPU* the CPU is based on an in order pipeline

```
\label{lem:configs} $$ \sim \proon_{gem5} \circ \pr
```

## c. *DerivO3CPU* is a superscalar processor

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py --cpu-type=detailed --caches -c hello
```

### Create a table gathering for every simulation the following information:

- Number of instructions simulated
- Number of instructions committed
- Number of CPU Clock Cycles
- CPI

- 3) Download the test programs related to the automotive sector available in MiBench: basicmath, bitcount, qsort, and susan. These programs are freely available at http://vhosts.eecs.umich.edu/mibench/
  - a) compile the programs using the provided *Makefile* using the ALPHA compiler *hint*:

```
add a variable to the Makefile in order to use the ALPHA compiler:
```

```
CROSS_COMPILE = /opt/alphaev67-unknown-linux-gnu/bin/alphaev67-unknown-linux-gnu
CC=$(CROSS COMPILE)-gcc
```

and substitute all the gcc occurrences with the new variable as follows:

```
gcc \rightarrow \$(CC)
```

- b) Simulate the programs using the *small* set of inputs and the default processor, saving the output results. In the case the simulation time is higher than a couple of minutes, modify the program in order to reduce the simulation time; for example, in the case of basicmath, it is necessary to reduce the number of iterations the program executes in order to reduce the computation time.
- c) Simulate the resulting programs using the gem5 out-of-order (*DerivO3CPU*) processor and collect the following information:
  - a) Number of instructions simulated
  - b) Number of instructions committed
  - c) Number of CPU Clock Cycles
  - d) CPI
  - e) Prediction ratio for the available BPU
    - a) Tournament predictor (it predicts conditional branches)
    - b) BTB
    - c) RAS (Return Address Stack for predicting return instructions)
    - d) Indirect predictor (indirect jumps)
  - f) Report the percentage of the different type of instructions that were executed in the simulation
  - g) For any of the pipeline stages (fetch, decode, rename, issue, execute and commit) report some of the available parameters that may indicate the stage activity during the simulation.