

Practical 2: Instruction Pipeline

1. Execution without naive pipeline:

At the time of analysis, the processor simulator shows the following key data:

- Program Counter (PC): 40
- Total Execution Cycles: 1538
- Pipeline Status: All pipeline stages are marked as EXIT, indicating completion of program execution.
- Instruction in Write-Back (WB) stage: BRNZ R3, L1, corresponding to the final check of the outer bubble sort loop.
- Register File Status:
 - + R0 = 41, R1 = 42: Final pointer values after sorting.
 - + R2 = 1: Loop counter, reset during final iteration.
 - + R3 = 0: Swap flag, indicating no swaps were made in the last pass.

The execution of the bubble sort program without naive pipeline mode is verified to be correct. The output array is sorted as expected, and the internal state of the processor reflects successful termination.

No stalls or errors are evident, and the pipeline exited cleanly after completing the instruction BRNZ R3, L1, with the R3 flag correctly indicating the end of sorting.

This validates both the functional correctness of the program and the effective operation of the pipelined processor under hazard-aware execution conditions.

Processor simulator

Pipeline processor simulator

Copyright : University of Rennes 1 - Enssat - R2D2 --- <http://r2d2.enssat.fr>
Version 0.1 Beta --- 24 Janvier 2008

Configuration

Load file:

Reset processor:

Nb of exec stages:

Size of register files:

Naive pipeline: ☐

Simulation

PC:

Cycle num:

Execute:

Lost cycles:

Debug: ☐

Memory trace: ☐ data ☐ instructions

Memory views

Address	Label	Instruction	LI	EX
4		ADD R0, 0, IN	1	1
5		ADD R1, 0, OUT	1	1
6		ADD R2, 0, N	1	1
7		ADD R3, 0, 1	1	1
8	L0	LI R4, (R0)	10	10
9		NOP	10	10
10		SI (R1), R4	10	10
11		ADD R0, R0, 1	10	10
12		ADD R1, R1, 1	10	10
13		SUB R2, R2, 1	10	10
14		BRNZ R2, L0	10	10
15		ADD R2, 0, N	10	1
16	L1	ADD R3, 0, 0	17	0

A...	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16	9	7	5	3	1	2	4	6	8	0	0	0	0	0	0	0
32	9	8	7	6	5	4	3	2	1	0	0	0	0	0	0	0
48	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
80	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
96	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
112	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
128	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
144	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
160	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
176	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
192	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Terminal

```
Processor 0> Reset processor (empty p
Processor 0> Load file : OK
Processor 0> Reset processor (empty p
Processor 0> Load file : OK
Processor 0> Reset processor (empty p
Processor 0> Load file : OK
Processor 0> Reset processor (empty p
Processor 0> Load file : OK
Processor 0> Reset processor (empty p
Processor 0> Load file : OK
Processor 0>
```

Pipeline view

Stages	Instructions
LI	EXIT
DI	EXIT
READOP	EXIT
EX0	EXIT
WRITEOP	EXIT
WB	BRNZ R3, L1

Register files

R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15
41	42	9	0	1	0	41	0	1	0	0	0	0	0	0	0


F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15
0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0

2. Execution with naive pipeline:

In naive mode, the processor executes instructions sequentially without pipeline hazard detection.

The incorrect output in naive mode stems from pipeline hazards not being explicitly resolved by inserting nop instructions between dependent instructions.

Unlike pipelined mode, which handles hazards via forwarding and stalls, naive mode executes blindly in sequence, requiring manual timing control to ensure correct data movement.



This erroneous result indicates that the core logic of the sorting loop was either not properly executed or relied on stale or uninitialized values during its operation.

3. Execution of bubble sort algorithm in pipeline:

- The implementation correctly sorts the input array [9, 7, 5, 3, 1, 2, 4, 6, 8, 0] to [9, 8, 7, 6, 5, 4, 3, 2, 1, 0]. Termination conditions are met when no swaps occur in a full pass (R3 = 0).

3.1. Case when two instructions are dependents:

Two instructions are data-dependent if:

- The first instruction produces a value into a register.
- The second instruction uses that same register as a source operand.

```
li R7, (R6)      -- Load Out[i+1] into R7
nop              -- Avoid hazard after load
sub R8, R4, R7    -- Compare Out[i] - Out[i+1]
```

- [illegible]

In the Pipeline View:

- WRITEOP: SUB R8, R4, R7 — the dependent instruction is now in write-back, which confirms it had time to correctly get the value of R7.
- WB: NOP — the stall instruction has already passed through.

This validates that the NOP successfully gave the pipeline time to resolve the Load-Use dependency.

Swap Operation Dependency:

```
si (R0), R7      -- Swap: Store Out[i+1] into Out[i]
nop              -- Avoid hazard after store
si (R6), R4      -- Swap: Store Out[i] into Out[i+1]
```

A nop (no-operation) is explicitly inserted after the first store (SI (R0), R7) to stall the pipeline for one cycle. This delay is crucial to ensure:

- The memory write (store) to Out[i] completes before the next store writes to Out[i+1].
- This avoids a memory hazard, specifically a write-after-write (WAW) or read-after-write (RAW) issue, depending on implementation.
- It prevents the second store from potentially overwriting data or executing out of order in systems with pipelined memory stages.
- By doing so, the program preserves the correctness of the swap operation.

Pipeline processor simulator
 Copyright : University of Rennes 1 - Enssat - R2D2 --- <http://r2d2.enssat.fr>
 Version 0.1 Beta --- 24 Janvier 2008

Configuration

Load file:

Reset processor:

Nb of exec stages:

Size of register files:

Naive pipeline: ☐

Simulation

PC:

Cycle num:

Execute:

Lost cycles:

Debug: ☐

Memory trace: ☐ data ☐ instructions

Memory views

Address	Label	Instruction	LI	EX
19	L2	LI R4, (R0)	1	1
20		NOP	1	1
21		ADD R6, R0, 1	1	1
22		LI R7, (R6)	1	1
23		NOP	1	1
24		SUB R8, R4, R7	1	1
25		BRP R8, NOSWAP	1	1
26		SI (R0), R7	1	0
27		NOP	1	0
28		SI (R6), R4	1	0
29		ADD R3, 0, 1	0	0
30	NOSWAP	ADD R0, R0, 1	1	0
31		SUB R2, R2, 1	0	0

Terminal

```

Processor 0> Load file : OK
Processor 0>Reset processor (empty p
Processor 0>Reset processor (empty p
Processor 0>Load file : OK
Processor 0>Reset processor (empty p
Processor 0>Load file : OK
Processor 0>Reset processor (empty p
Processor 0>Load file : OK
Processor 0>Reset processor (empty p
Processor 0>Load file : OK
Processor 0>Mode debug : OK
Processor 0>Mode silent : OK
Processor 0>
  
```

Pipeline view

Stages	Instructions
LI	ADD R0, R0, 1
DI	NOP (SI (R6), R4)
READOP	NOP (NOP)
EX0	NOP (SI (R0), R7)
WRITEOP	BRP R8, NOSWAP
WB	EMPTY

Register files

R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15
32	42	9	0	9	0	33	7	2	0	0	0	0	0	0	0

F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15
0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0

In the Pipeline View:

- EX0 Stage has: NOP (SI (R0), R7) → the store is executing, but pipeline is stalled by a NOP.
- DI Stage has: NOP (SI (R6), R4) → this instruction is about to be decoded, but held back by the NOP.
- READOP and WRITEOP stages show other unrelated instructions like BRP, which are not part of the swap.

This confirms that the simulator is properly stalling the pipeline using NOP to respect the data dependency between the two store instructions.

3.2. Case when a branch is executed:

Inner Loop Control Branch (brnz R2, L2)

```

sub R2, R2, 1      -- Decrement inner loop counter
brnz R2, L2        -- If inner loop not finished, repeat

```

- Cycle 1: Branch is fetched
- Cycle 2: Decoded and reads R2 (computed in prior sub)
- Cycle 3: Branch executes and condition is resolved (whether to loop again or not)
- Cycles 4–5:
 - + If branch is taken, the two instructions that were speculatively fetched assuming fall-through must be flushed
 - + If not taken, execution proceeds normally

Processor simulator

Pipeline processor simulator

Copyright : University of Rennes 1 - Enssat - R2D2 --- <http://r2d2.enssat.fr>
Version 0.1 Beta --- 24 Janvier 2008

Configuration

Load file:

Reset processor:

Nb of exec stages:

Size of register files:

Naive pipeline: ☐

Simulation

PC:

Cycle num:

Execute:

Lost cycles:

Debug: ☐

Memory trace: ☐ data ☐ instructions

Memory views

Address	Label	Instruction	LI	EX
22		LI R7, (R6)	1	1
23		NOP	1	1
24		SUB R8, R4, R7	1	1
25		BRP R8, NOSWAP	1	1
26		SI (R0), R7	1	0
27		NOP	1	1
28		SI (R6), R4	1	0
29		ADD R3, 0, 1	0	0
30	NOSWAP	ADD R0, R0, 1	1	0
31		SUB R2, R2, 1	1	0
32		BRNZ R2, L2	1	0
33		SUB R2, N, 1	1	0
34		BRNZ R2, L2	0	0

A...	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
32	9	7	5	3	1	2	4	6	8	0	0	0	0	0	0	0
48	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
80	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
96	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
112	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
128	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
144	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
160	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
176	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
192	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
208	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
224	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Pipeline view

Stages	Instructions
LI	SUB R2, N, 1
DI	BRNZ R2, L2
READOP	SUB R2, R2, 1
EX0	ADD R0, R0, 1
WRITEOP	NOP (SI (R6), R4)
WB	NOP (NOP)

Terminal

```

Processor 0> Load file : OK
Processor 0>Reset processor (empty p
Processor 0>Reset processor (empty p
Processor 0>Load file : OK
Processor 0>

```

Register files

R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15
32	42	9	0	9	0	33	7	2	0	0	0	0	0	0	0

F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15
0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0

In the Pipeline View:

- WRITEOP: NOP (SI (R6), R4) — the store instruction that wrote a swapped value (if any) has passed the write stage and no longer occupies the pipeline.

- ### Swap Conditional Branch (brp R8, NoSwap)

[illegible]

In the pipeline view:


- WRITEOP: LI R7, (R6) — this instruction is writing a value into R7, loading from the memory address pointed to by R6, part of preparing for the next comparison.
- EX0: NOP — a no-op fills the execute stage, likely inserted as a bubble due to a control hazard (waiting for the result of a prior instruction or the branch outcome).
- READOP: SUB R8, R4, R7 — this instruction compares $\text{Out}[i] - \text{Out}[i+1]$ and places the result in R8. It's the key input to the branch.
- DI: BRP R8, NOSWAP — the conditional branch is decoding and reading R8. It's about to decide whether to skip the swap. The outcome depends on the previous SUB now in READOP.
- LI: SI (R0), R7 — a store instruction is being fetched, but whether it will execute depends on the outcome of the branch. If the branch is taken (no swap needed), this instruction will be flushed.

3.3. Number of cycles lost:

[illegible]


1 Execution Stage:

- Total cycles: 1538
- Lost cycles: 804
- Observation: The program runs to completion.
- Explanation: With 1 execution stage, the pipeline remains simple and closely matches the basic RISC pipeline structure (Fetch → Decode → Execute → Write-back).
 - + Hazards (data/control) are easier to manage with minimal forwarding or stalling mechanisms. The lost cycles (804) reflect control and data hazards (e.g., conditional branches and data dependencies) causing pipeline stalls or bubbles to avoid incorrect execution.



2 Execution Stages:

- Total cycles: 1991
- Lost cycles: 1256
- Observation: The program runs to completion, though with more idle cycles.
- Explanation: Increasing the number of execution stages introduces additional pipeline depth, which improves instruction throughput only if hazards are well managed.
 - + However, JSimVEM is a basic simulator and does not fully implement hazard detection and forwarding logic for multi-cycle execution units.
 - + Therefore, when an instruction spans two EX stages (EX0, EX1), subsequent dependent instructions are stalled longer, resulting in more pipeline bubbles and higher lost cycles.
 - ➔ This reflects structural and data hazard penalties worsening due to deeper execution.



3 or More Execution Stages (Fails to Run):

- Execution status: The program does not progress; the pipeline remains empty or instructions appear as stuck in EXIT state.
- Explanation: The simulator does not support more than 2 execution stages despite exposing the configuration option. Internally, the logic required to:
 - + Advance instructions through more than 2 EX stages
 - + Resolve hazards over additional cycles
- When set to 3 or more execution stages:
 - + Instructions fail to enter the pipeline or stall indefinitely.
 - + Control logic such as program counter updates and stage latches become invalid or misaligned.

➔ Result: simulation halts effectively, showing no execution.