



## IC Design HW4 Tutorial

Speaker: Ming-Hang Hsieh

Professor: Prof. Tzi-Dar Chiueh

Date : 2019/12/20



#### **Outline**



- Notification of HW4
- Standard Cell Library
- MAC example
- Pipeline MAC example
- Verification
- Reminder





- Correctness Score (40%)
  - Design a circuit that can pass testbench
- Performance Score (30%)
  - Ranking according to (number of transistors)  $\times$  (execution time)

| Percentage of passing students          | Performance Score |
|---|-------------------|
| If your ranking > 90 %                  | 30                |
| 80% ~ 90%                               | 27                |
| 70% ~ 80%                               | 24                |
| 60% ~ 70%                               | 21                |
| 50% ~ 60%                               | 18                |
| 40% ~ 50%                               | 15                |
| 30% ~ 40%                               | 12                |
| 20% ~ 30%                               | 9                 |
| 10% ~ 20%                               | 6                 |
| 0% ~ 10%                                | 3                 |
| Using operands, not standard cell logic | 0                 |
| Correctness failed                      | 0                 |
| Plagiarism                              | 0                 |





 In this HW, all the logic operation MUST consist of standard cell (defined in lib.v). You can NOT use logic operators.

wire a, b, c; assign a = b & c:

Behavioral Modeling

wire a, b, c; AN2 an(a, b, c);

Structural Modeling





- Use FD2 (positive edge) module for flip flop.
- DO NOT change any module name and port name in COA.v

```
module COA(clk, rst_n, A, B, C, D, valid_in, valid_out, COA_num);
             ----- DO NOT CHANGE ! -----
   input clk, rst n;
   // Input/Output Data
   input [5-1:0] A;
   input [5-1:0] B;
                                                 Don't
   input [5-1:0] C;
   output reg [10-1:0] D;
                                                 Change
   // Handshake signal
   input valid in;
   output valid out;
   // Area count
   output [50:0] COA_num;
                ----- DO NOT CHANGE ! -----
```



Modify HALF\_CYCLE in testbench.v to test your critical path \( \text{resetall} \)

- First, loosen the clock cycle when you're checking your circuit logic.
- Once the logic is correct, start to shorten the clock period to find the critical path.





#### Debug mode

- Modify DEBUG in testbench.v to enable debugging
- Modify N to avoid terminal printing too much information.





#### Debug mode



```
0, Waiting valid_out...
[RECEIVE]
                Waiting valid out...
            1,
            2, Waiting valid_out...
[RECEIVE]
[SEND ]
            2,
                index:
                                     Α:
                                         29, B:
                                                 30, C:
                          Ο,
               Waiting valid_out...
[RECEIVE]
            3,
                                          4, B:
                                                  28, C:
[SEND
            3,
                index:
                                     Α:
                          1,
[RECEIVE]
            4, Waiting valid_out...
[SEND ]
                                                 13, C:
            4,
                index:
                                     Α:
                                         20, B:
                                                          23
                          2,
            5, Waiting valid_out...
[RECEIVE]
                index:
                                          4, B:
[SEND
            5,
                          3,
                                     Α:
                                                  4, C:
                                                          24
                          0, D: 30
[RECEIVE]
            6, index:
[SEND
            6,
                index:
                          4,
                                     A:
                                          9, B:
                                                  29, C:
[RECEIVE]
               index: 1, D:
                                408
            7,
[SEND
                                         30, B:
                                                  6, C:
                                                          30
            7,
                index:
                          5,
                                     Α:
[RECEIVE]
            8,
               index:
                          2, D:
                                149
[SEND
                                     A:
                                          5, B:
                                                  2, C:
            8,
                index:
                          6,
```



#### Number of Transistors



```
output Q;
module Reg3(Q,DD,CLK,RESET,Reg3_num);
                                             input D,CLK,RESET;
                                             reg Q,realD,realRESET;
                                             parameter size = 10'd50;
    output [2:0] Q;
                                             output [size:0] number;
    input [2:0] DD;
                                             wire [size:0] number;
    input CLK,RESET;
                                             assign number=11'd27;
    output wire [50:0] Reg3 num;
    wire [50:0] FD num0, FD num1, FD num2;
    assign Reg3_num = FD_num0+FD_num1+FD/num2;
    FD2 fd0(Q[0],DD[0],CLK,RESET,FD_num0);
    FD2 fd1(Q[1],DD[1],CLK,RESET,FD num1);
    FD2 fd2(Q[2],DD[2],CLK,RESET,FD_num2);
endmodule
```

module FD2(Q,D,CLK,RESET,number);



#### **Number of Transistors**



```
module COA(clk, rst_n, A, B, C, D, valid_in, valid_out, COA_num);
          ----- DO NOT CHANGE ! -----
  input clk, rst n;
  // Input/Output Data
  input [5-1:0] A;
  input [5-1:0] B;
  input [5-1:0] C;
  output reg [10-1:0] D;
  // Handshake signal
  input valid in;
  output valid out;
  // Area count
  output [50:0] COA_num;
             ----- DO NOT CHANGE ! ----- */
  ------ Urite your code from this line ------
 -----*/
  assign COA_num = ;
endmodule
```



## Standard Cell Library (lib.v)

- Choose what you need
- Compose your circuit according to I/O connections
- IV // not
- AN3
- AN4
- AN2
- EN // xnor
- EN3
- EO // xor
- EO3
- FA1 // full adder
- FD1 // negative edge DFF
- FD2 // positive edge DFF

- ND2 // nand
- ND3
- ND4
- NR2 // nor
- NR3
- OR2 // or
- OR3
- OR4
- HA1 // half adder
- MUX21H // 2-to-1 MUX






# MAC(multiplier-accumulator) Example



## 2-bit MAC Example (1/2)




NTU MicroSystem Research Lab.



## 2-bit MAC Example (2/2)





NTU MicroSystem Research Lab.





Timing Path Calculation By Hand

Register delay time **0.441** 

Register setup time 0.581

Partial Product Gen. 1.5 (assume)








## Pipeline MAC Example



## **Pipelined Structure**








## Verification



## Test and Verify Your Circuit

By applying input patterns and observing output responses

#### **Testbench**





#### **Simulation**

- Source
  - source /usr/cadence/cshrc
- Include the testbench & lib.v files to run simulation
  - ncverilog +access+r testbench.v COA.v lib.v

```
Your score is 40.

Summary:

Cycle : 10.00 ns
Number of Cycles: 1006
Execution Time : 10060.00 ns
Area : 5798
Area x Time : 58327880.00
```

```
7, D:
                             173, Answer:
                                            165
        index:
                    8, D: 20, Answer:
                                             27
       l index:
                   10, D:
                            326, Answer:
                                             11
       l index:
                   11, D:
                            149, Answer:
                                            202
            950 errors.
There are
Your score is
Summary:
Cycle
                               10.00 ns
Number of Cycles:
                             1006
Execution Time
                            10060.00 ns
Area
                             5798
Area x Time
                         58327880.00
```

NTU MicroSystem Resegren Lab.



### Reminder (1/2)

- Loosen the clock cycle when you're checking your circuit logic.
- Once the logic is correct, start to shorten the clock period to find the critical path.
- Use basic gates provided in lib.v to design your circuit.
- No behavior level code will be accepted.





### Reminder (2/2)

- Due on 2020/01/03 14:00
- For any further questions, contact TAs!
  - 謝明航 r07943012@ntu.edu.tw
- To know more about Verilog, refer to
  - http://www.ece.umd.edu/courses/enee359a.S2008/v erilog\_tutorial.pdf