

# RS-485 Basics: When Termination Is Necessary, and How to Do It Properly

---



John Griffith

Many signal integrity and communication issues with RS-485 networks stem from terminations, either from a lack of termination or improper termination. In this installment of the RS-485 basics series, I'll talk about when you can get away without terminating your [RS-485](#) network, and if you need termination, how to use standard (parallel) terminations and alternating current (AC) termination networks.

As I discussed in the last [installment](#) of this series, an RS-485 transceiver's driver must be able to drive 1.5V across 32 unit loads and two  $120\Omega$  terminations. I didn't mention it in the post, but the  $120\Omega$  value for termination resistors stems from what is known as the differential-mode characteristic impedance of the twisted-pair bus wires. Simply put, the wire gauge, insulation type and thickness, and number of twists per unit length all contribute to an impedance that high-speed data signals "see." This impedance is denoted in ohms and typically ranges from  $100\Omega$  to  $150\Omega$  for twisted-pair cables. The writers of the RS-485 standard choose  $120\Omega$  as the nominal characteristic impedance; therefore, to match this impedance the termination resistors also have a default value of  $120\Omega$ .

## Why Termination Networks Exist

Matching the characteristic impedance of the cabling to the termination network enables the receiver on the end of the bus to see the maximum signal power. By leaving a transmission line unterminated, or terminated with some value unequal to the impedance of the cable, you are introducing a mismatch that creates reflections at the ends of the network. A reflection is where some of the energy of the signal literally returns back up the line, which can then constructively or destructively interfere with the next bits propagating down the bus. A destructive example is if the reflected signal which bounces back is out of phase with the incoming signal, resulting in the receiver seeing a smaller incoming signal. If the mismatch is large enough, the energy reflected back can cause subsequent bits to be misinterpreted and incorrectly decoded by the receiver.

Equation [Figure 1](#) shows that for the reflection coefficient, to approach zero, the input impedance,  $Z_L$ , needs to match the source impedance,  $Z_S$ . If there is a large discrepancy in load and source impedance, almost the entire signal can reflect.

$$\Gamma = \frac{Z_L - Z_S}{Z_L + Z_S} \quad (1)$$


**Figure 1. (1)**

As you can see, for optimal signal integrity, it is always best to match the AC line impedance with a termination of equal value. Why wouldn't all designers want to do this? Because adding termination networks adds cost to the overall system, and these termination networks also add a parallel load to the drivers, causing larger steady-state load currents. In power-sensitive applications where lowering power consumption is critical (such as in battery-powered applications), one option to save power is to leave the bus unterminated. Let's discuss when removing termination is a viable option.

## Networks That Do Not Need Termination

One situation in which you don't need termination networks is when the two-way loop time of the network is much greater than a single bit time ( $\sim <0.1 \times$ two-way loop delay). In such scenarios, the reflections will lose energy each time they reach an end of the network.

As you can see from [Figure 2](#), the amplitude of the reflections will continue to decay each time the signal reflects at the end of the cable. [Figure 2](#) shows three round trips for the signal and a total of six reflections.



**Figure 1. Amplitude of Reflection Decay Each Time a Reflection Occurs**

Estimating that the unterminated end of the bus has a  $96\text{k}\Omega$  input impedance (a one-eighth unit load), and the source impedance of the driver is  $60\Omega$ , the signal reflections would decay according to the calculations listed in [Table 1](#).

**Table 1. Example Signal-decay Calculations**


Signal	Percentage of signal	Calculation $\left(\frac{Z_L - Z_S}{Z_L + Z_S}\right)$
Original signal	100%	
After first reflection	99.75%	$1 * \left(\frac{96,000 - 120}{96,000 + 120}\right) = 0.9975$
After second reflection	-33.24%	$.9975 * \left(\frac{60 - 120}{60 + 120}\right) = -0.3324$
After third reflection	-33.16%	$-.3324 * \left(\frac{96,000 - 120}{96,000 + 120}\right) = -.3317$
After fourth reflection	11.05%	$-.3317 * \left(\frac{60 - 120}{60 + 120}\right) = 0.1106$
After fifth reflection	11.02%	$0.1106 * \left(\frac{96,000 - 120}{96,000 + 120}\right) = 0.1102$
After sixth reflection	-3.68%	$0.1102 * \left(\frac{60 - 120}{60 + 120}\right) = -0.0368$

As [Table 1](#) shows, by the time the signal reflects for the sixth time, it has decayed to under 4% of its original magnitude. After this point it is safe to say that the reflections are no longer capable of causing signal-integrity issues. Since the sample point of a bit typically occurs between 50-75% of the way through the bit, you would want to make sure that these three round-trip delays occur before the sample point.

### Networks That Need Termination

For [applications](#) where the bit time is not substantially longer than the loop time of the cable, termination is crucial for minimizing reflections. The most basic termination networks, which are known as standard termination or parallel termination networks, consist of a single resistor ([Figure 3](#)).

## Standard Termination




**Figure 2. Standard Termination Network**

For standard termination, you would match the termination resistor value with the differential-mode characteristic impedance of the cabling on both ends of the network. This ensures the proper termination of signals traveling in both directions on the bus. As I mentioned before, the major drawback for this type of termination scheme is that whenever the driver is active, the resistors are placing a direct current (DC) load on the driver.

Using AC terminations helps alleviate this power dissipation without having as long of a bit-time requirement with respect to bus length. [Figure 4](#) shows an AC termination scheme.

# AC Termination



**Figure 3. AC Termination Network**

Since current typically flows from one side of an [RS-485 driver](#) through the termination network, then through the other side of the driver, by placing a series capacitor the steady state current goes to zero. The two caveats of this type of termination are that it requires one extra component on each termination network, and the series resistor and capacitor introduce a resistor-capacitor (RC) delay. The RC time constant will slow the rising and falling edge of the differential signal and limit the maximum data rate of the network.

[Table 2](#) summarizes the three termination scenarios.

**Table 2. Summary of Termination Techniques**

Termination network	Power dissipation	Data rate	Signal integrity
No termination	Low	Low	Good at low data rates, poor at high data rates
Standard termination	High	High	Great
AC termination	Low	Medium	Good

For optimal signal integrity, it is always best to match the differential-mode characteristic impedance of the cable with a termination of equal impedance. But if you take the proper steps, it is also possible to successfully implement AC terminations or avoid termination altogether.

As always, log in and leave a comment if there are any RS-485 topics you would like to hear more about.

## Additional Resources

- Read the RS-485 basics [series](#) on the Analog Wire and Industrial Strength blogs.
- Search TI's complete [RS-485 portfolio](#).
- Share questions and knowledge with fellow engineers in the TI E2E™ Community [Industrial Interface forum](#).

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated