

US 20020143515A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2002/0143515 A1

Nadeau-Dostie et al.

Oct. 3, 2002 (43) Pub. Date:

- METHOD AND PROGRAM PRODUCT FOR (54)MODELING CIRCUITS WITH LATCH **BASED DESIGN**
- (76) Inventors: Benoit Nadeau-Dostie, Aylmer (CA); Fadi Maamari, San Jose, CA (US); Dwayne Burek, San Jose, CA (US)

Correspondence Address: Eugene E. Proulx Manager, Intellectual Property LogicVision (Canada), Inc. 1525 Carling Avenue, Suite 404 Ottawa, ON K1Z 8R9 (CA)

Appl. No.: 09/817,298 (21)

Mar. 27, 2001 Filed:

Publication Classification

Int. Cl.⁷ (51)

U.S. Cl. (52)

(57)**ABSTRACT**

A method of and computer program product for modeling a logic circuit having combinational logic and latches, in which the latches are clocked by one of a first clock phase, a second clock phase or a pulse derived from the second clock phase, a subset of latches being scannable, comprises, for each latch in the logic circuit, associating the latch with one of the first and second clock phase; and when latch is associated with the first clock phase, modeling the latch as a buffer connected between the data input and output of latch; and when the latch is associated with the second clock phase, modeling the latch as an edge-triggered flip-flop having the same data input, data output and clock input as the latch.

