



US 20050240848A1

(19) **United States**

(12) **Patent Application Publication**
Cote et al.

(10) **Pub. No.: US 2005/0240848 A1**

(43) **Pub. Date: Oct. 27, 2005**

(54) **MASKING CIRCUIT AND METHOD OF MASKING CORRUPTED BITS**

Publication Classification

(75) Inventors: **Jean-Francois Cote**, Chelsea (CA);
Paul Price, Stoughton, MA (US);
Benoit Nadeau-Dostie, Gatineau (CA)

(51) **Int. Cl.⁷ G01R 31/28**

(52) **U.S. Cl. 714/726**

Correspondence Address:
LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)

(57) **ABSTRACT**

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(21) Appl. No.: **11/109,844**

(22) Filed: **Apr. 20, 2005**

A masking circuit for selectively masking scan chain inputs and/or outputs during scan testing of an integrated circuit, comprises a mask register having at least two mask register elements for each scan chain to provide a plurality of masking modes; and an input and output mask control circuit for each scan chain, each mask control circuit being connected between a test pattern source and a signature register and between a serial input and a serial output of an associated scan chain and being responsive to mask control data stored in the register elements for configuring the associated scan chain in one of the plurality of masking modes during a scan test of the circuit.

Related U.S. Application Data

(60) Provisional application No. 60/564,211, filed on Apr. 22, 2004.

