

US 20070266278A1

## (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2007/0266278 A1

Nadeau-Dostie et al.

Nov. 15, 2007 (43) Pub. Date:

### METHOD FOR AT-SPEED TESTING OF MEMORY INTERFACE USING SCAN

Inventors: Benoit Nadeau-Dostie, Gatineau (CA); Jean-Francois Cote, Chelsea (CA)

> Correspondence Address: RIDOUT & MAYBEE LLP 100 MURRAY STREET 4TH FLOOR OTTAWA, ON K1N OA1 (CA)

11/439,497 Appl. No.: (21)

May 24, 2006 (22)Filed:

#### Related U.S. Application Data

Provisional application No. 60/693,778, filed on Jun. 27, 2005.

#### **Publication Classification**

Int. Cl. (51)G11C 29/00 (2006.01)

#### (57)ABSTRACT

A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.

