



US006046946A

United States Patent [19][11] **Patent Number:** **6,046,946****Nadeau-Dostie et al.**[45] **Date of Patent:** **Apr. 4, 2000**

[54] **METHOD AND APPARATUS FOR TESTING MULTI-PORT MEMORY USING SHADOW READ**

[75] Inventors: **Benoit Nadeau-Dostie; Jean-François Côté**, both of Aylmer, Canada

[73] Assignee: **Logic Visions, Inc.**, San Jose, Calif.

[21] Appl. No.: **09/047,233**

[22] Filed: **Mar. 25, 1998**

Related U.S. Application Data

[63] Continuation of application No. 08/775,856, Dec. 31, 1996, Pat. No. 5,812,469.

[51] **Int. Cl.⁷** **G11C 7/00**

[52] **U.S. Cl.** **365/201; 365/230.05**

[58] **Field of Search** 365/201, 230.05, 365/189.04, 220, 221; 371/21.1, 21.2

References Cited

U.S. PATENT DOCUMENTS

| | | | |
|-----------|---------|--------------|------------|
| 5,566,371 | 10/1996 | Ogawa | 365/230.03 |
| 5,579,322 | 11/1996 | Onodera | 371/22.3 |
| 5,590,087 | 12/1996 | Chung et al. | 365/230.05 |

OTHER PUBLICATIONS

Ad J. van de Goor et al., "Fault Models and Tests for Ring Address Type FIFOs", VLSI Test Symposium (IEEE) Jun. 1994, pp. 300–305.

T. Matsumura, "An Efficient Test Method for Embedded Multi-port RAM with BIST Circuitry", International Test Conference, 1995, pp. 62–67.

B. Nadie-Dostie et al., "Serial Interfacing for Embedded-Memory Testing" IEEE Design and Test of Computers, Apr. 1990, pp. 52–63.

Primary Examiner—A. Zarabian

Attorney, Agent, or Firm—Skjerven, Morrill MacPherson, Franklin & Friel LLP; Norman R. Klivans

[57] **ABSTRACT**

A method of and apparatus for testing multi-port memory performs a shadow read to an adjacent memory cell concurrent with a write operation associated with typical read-write testing. In the presence of a bit wire short or a word wired short, the concurrent read of an adjacent memory cell will cause the value of that cell to be corrupted. The corrupted value is then found by the read-write testing. Consequently, the testing takes no longer than read-write testing. In addition, the testing scheme can be modified for memory with read only ports. An embodiment of the apparatus employs an exclusive OR gate on the least significant bit of the test row address line to generate the shadow read address.

21 Claims, 4 Drawing Sheets

