

[54] **INTEGRATED CIRCUIT TESTING METHOD AND APPARATUS AND INTEGRATED CIRCUIT DEVICES FOR USE THEREWITH**

[75] Inventors: Philip S. Wilcox, Nepean; Benoit Nadeau-Dostie, Aylmer; Vinod K. Agarwal, Brossard, all of Canada

[73] Assignee: Northern Telecom Limited, Montreal, Canada

[21] Appl. No.: 247,258

[22] Filed: Sep. 21, 1988

[51] Int. Cl.⁵ G06F 11/00

[52] U.S. Cl. 371/68.1; 371/15.1; 371/22.3; 371/24; 371/25.1

[58] Field of Search 371/22.3, 68.1, 68.3, 371/71, 67.1, 25.1, 24, 22.1, 22.5, 22.6, 22.4, 15.1; 364/200 MS File, 900 MS File

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,244,048	1/1981	Tsui	371/22.3
4,426,699	1/1984	Tanaka	371/68.1
4,503,537	3/1985	McAnney	371/22.3
4,509,008	4/1985	Dasgupta	371/22.3

4,602,210	7/1986	Fasang	371/22.3
4,843,608	6/1989	Fu	371/68.1
4,879,717	11/1989	Sauerwald	371/22.3

Primary Examiner—Jerry Smith

Assistant Examiner—Robert W. Beausoliel

Attorney, Agent, or Firm—Morrison Law Firm, Thomas Morrison

[57] **ABSTRACT**

In a so-called "scan-design" arrangement for testing integrated circuits, whether at the device level or at system level, problems associated with the storage and handling of vast amounts of data from increasingly complex devices are addressed by testing a pair of identical integrated circuits simultaneously and using the binary vector generated by scanning one of these integrated circuits as the reference against which to compare the binary vector produced by scanning the other integrated circuit. A plurality of "scan-designed" integrated circuits may be connected in series, possibly in a ring, and each compared with its predecessor. Zero-display coupling across each device may be employed to allow each successive integrated circuit to be compared with the same reference circuit in the chain or ring.

11 Claims, 1 Drawing Sheet

