

(12) **United States Patent**  
**Nadeau-Dostie**

(10) **Patent No.:** **US 11,430,537 B2**  
(45) **Date of Patent:** **Aug. 30, 2022**

(54) **ERROR-CORRECTING CODE-ASSISTED  
MEMORY REPAIR**

(71) Applicant: **Siemens Industry Software Inc.**,  
Plano, TX (US)  
(72) Inventor: **Benoit Nadeau-Dostie**, Gatineau (CA)  
(73) Assignee: **Siemens Industry Software Inc.**,  
Plano, TX (US)

(\*) Notice: Subject to any disclaimer, the term of this  
patent is extended or adjusted under 35  
U.S.C. 154(b) by 0 days.

(21) Appl. No.: **17/115,894**

(22) Filed: **Dec. 9, 2020**

(65) **Prior Publication Data**  
US 2021/0174892 A1 Jun. 10, 2021

**Related U.S. Application Data**  
(60) Provisional application No. 62/945,317, filed on Dec.  
9, 2019.  
(51) **Int. Cl.**  
**GIIC 29/42** (2006.01)  
**GIIC 11/16** (2006.01)  
**GIIC 29/44** (2006.01)  
(52) **U.S. Cl.**  
CPC ..... **GIIC 29/42** (2013.01); **GIIC 11/1673**  
(2013.01); **GIIC 11/1675** (2013.01); **GIIC**  
**29/4401** (2013.01)

(58) **Field of Classification Search**  
None  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

7,206,988 B1 4/2007 Solt  
2015/0026537 A1\* 1/2015 Romanovskyy .... G06F 11/1008  
714/764  
2020/0111537 A1 4/2020 Chen et al.  
2020/0194093 A1\* 6/2020 Chen ..... G06F 11/102

OTHER PUBLICATIONS

Artur Antonyan et al., "Embedded MRAM Macro for eFlash  
Replacement", 2018 IEEE International Symposium on Circuits and  
Systems (ISCAS), 2018, 4 pgs.

(Continued)

*Primary Examiner* — Guerrier Merant

(57) **ABSTRACT**

A memory-testing circuit configured to perform a test of a  
memory comprising error-correcting code circuitry com-  
prises repair circuitry configured to allocate a spare row or  
row block in the memory for a defective row or row block  
in the memory, a defective row or row block being a row or  
row block in which a memory word has a number of error  
bits greater than a preset number, wherein the test of the  
memory comprises: disabling the error-correcting code cir-  
cuitry, performing a pre-repair operation, the pre-repair  
operation comprising: determining whether the memory has  
one or more defective rows or row blocks, and allocating  
one or more spare rows or row blocks for the one or more  
defective rows or row blocks if the one or more spare rows  
or row blocks are available, and performing a post-repair  
operation on the repaired memory.

**18 Claims, 10 Drawing Sheets**

