

US 20120198294A1

(19) United States

(12) Patent Application Publication

Nadeau-Dostie et al.

(10) Pub. No.: US 2012/0198294 A1

(43) Pub. Date: Aug. 2, 2012

(54) METHODS FOR AT-SPEED TESTING OF MEMORY INTERFACE

(52) **U.S. Cl.** 714/719; 714/E11.177

(76) Inventors: **Benoit Nadeau-Dostie**, (US);

Jean-François Côté, (ÚS)

(21) Appl. No.: 13/018,279

(22) Filed: Jan. 31, 2011

Publication Classification

(51) Int. Cl. *G11C 29/10* (2006.01) *G06F 11/263* (2006.01)

(57) ABSTRACT

Methods for at-speed testing of a memory interface associated with an embedded memory involves in general two write operations in succession, two read operations in succession, and a capture operation using scan cells. The write and read operations may be performed during a single clock burst, two separate clock bursts in a clock signal, or two separate clock bursts in separate clock signals.

