

US 20040123203A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2004/0123203 A1

Nadeau-Dostie et al.

Jun. 24, 2004 (43) Pub. Date:

METHOD AND TEST CIRCUIT FOR (54) TESTING MEMORY INTERNAL WRITE **ENABLE**

Inventors: Benoit Nadeau-Dostie, Aylmer (CA); Saman M. I. Adham, Kanata (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1565 CARLING AVENUE, SUITE 508 OTTAWA, ON K1Z 8R1 (CA)

Appl. No.: 10/638,388 (21)

Filed: Aug. 12, 2003 (22)

Related U.S. Application Data

Provisional application No. 60/433,987, filed on Dec. 18, 2002.

Publication Classification

G01R 31/28

ABSTRACT (57)

A method of testing write enable lines of random access memory having at least one word having one or more write enable inputs for controlling write operations in the word, comprises, for a selected memory address, shifting a series of test bits through an addressed word via a first data input to the word, and for each test bit, performing a write operation to the word using a write enable test input derived from data outputs of the word or from a test write enable signal applied concurrently to each write enable input; and, after each write operation, comparing a last bit of the word against an expected value to determine whether there exists a defect in a write enable line.

