

US 20030217315A1

## (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2003/0217315 A1

Maamari et al.

Nov. 20, 2003 (43) Pub. Date:

#### METHOD OF AND PROGRAM PRODUCT (54)FOR PERFORMING GATE-LEVEL DIAGNOSIS OF FAILING VECTORS

(76) Inventors: Fadi Maamari, San Jose, CA (US); Sonny Ngai San Shum, San Jose, CA (US); Benoit Nadeau-Dostie, Aylmer (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1525 CARLING AVENUE, SUITE 404 OTTAWA, ON K1Z 8R9 (CA)

Appl. No.: 10/435,094 (21)

May 12, 2003 (22)Filed:

### Related U.S. Application Data

Provisional application No. 60/379,732, filed on May (60)14, 2002.

#### **Publication Classification**

- (52)

#### **ABSTRACT** (57)

A method of fault diagnosis of integrated circuits having failing test vectors with observed fault effects using fault candidate fault-effects obtained by simulation of a set of test vectors, comprises determining a fault candidate diagnostic measure for each fault candidate, the fault candidate diagnostic measure having a fault candidate match metric, an observed fault effect mismatch metric and a fault candidate excitation metric, ranking fault candidates in decreasing diagnostic measure order; and identifying fault candidate(s) having the highest diagnostic measure as the most likely cause of observed fault effects.

