



US 20210174892A1

(19) **United States**

(12) **Patent Application Publication**
Nadeau-Dostie

(10) **Pub. No.: US 2021/0174892 A1**

(43) **Pub. Date: Jun. 10, 2021**

(54) **ERROR-CORRECTING CODE-ASSISTED
MEMORY REPAIR**

(71) Applicant: **Mentor Graphics Corporation,**
Wilsonville, OR (US)

(72) Inventor: **Benoit Nadeau-Dostie,** Gatineau (CA)

(21) Appl. No.: **17/115,894**

(22) Filed: **Dec. 9, 2020**

Related U.S. Application Data

(60) Provisional application No. 62/945,317, filed on Dec. 9, 2019.

Publication Classification

(51) **Int. Cl.**
GIIC 29/42 (2006.01)
GIIC 29/44 (2006.01)
GIIC 11/16 (2006.01)

(52) **U.S. Cl.**
CPC **GIIC 29/42** (2013.01); **GIIC 11/1675**
(2013.01); **GIIC 11/1673** (2013.01); **GIIC**
29/4401 (2013.01)

(57) **ABSTRACT**

A memory-testing circuit configured to perform a test of a memory comprising error-correcting code circuitry comprises repair circuitry configured to allocate a spare row or row block in the memory for a defective row or row block in the memory, a defective row or row block being a row or row block in which a memory word has a number of error bits greater than a preset number, wherein the test of the memory comprises: disabling the error-correcting code circuitry, performing a pre-repair operation, the pre-repair operation comprising: determining whether the memory has one or more defective rows or row blocks, and allocating one or more spare rows or row blocks for the one or more defective rows or row blocks if the one or more spare rows or row blocks are available, and performing a post-repair operation on the repaired memory.

