

US006363520B1

# (12) United States Patent

Boubezari et al.

# (10) Patent No.: US 6,363,520 B1

(45) Date of Patent: Mar. 26, 2002

# (54) METHOD FOR TESTABILITY ANALYSIS AND TEST POINT INSERTION AT THE RT-LEVEL OF A HARDWARE DEVELOPMENT LANGUAGE (HDL) SPECIFICATION

(75) Inventors: Samir Boubezari, Mountain View, CA

(US); Eduard Cerny; Bozena Kaminska, both of Montreal (CA); Benoit Nadeau-Dostie, Aylmer (CA)

(73) Assignee: LogicVision, Inc., San Jose, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/098,555** 

(22) Filed: **Jun. 16, 1998** 

(51) **Int. Cl.**<sup>7</sup> ...... **G06F 17/50**; G06F 17/10; G06F 7/60

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

4,791,578 A	* 12/1988	Fazio et al 364/488
5,043,986 A	8/1991	Agrawal et al 371/25.1
5,329,533 A	7/1994	Lin 371/22.3
5,379,303 A	* 1/1995	Levitt 371/27
5,450,414 A	9/1995	Lin 371/22.3
5,513,123 A	* 4/1996	Dey et al 364/489
5,828,828 A	* 10/1998	Lin et al 395/183.06
6,038,691 A	* 3/2000	Nakao et al 714/733

### OTHER PUBLICATIONS

H. Fujiwara, Computational Complexity of Controllability/ Observability Problems for Combinational Circuits, 18th International Symposium on Fault-Tolerant Computing, pp. 64–69, Jun. 1988.\* C.H. Chen et al., An Approach to Functional Level Testability Analysis, 1989 International Test Conference, pp. 373–380, Aug. 1989.\*

C.H. Chen et al., Behavioral Synthesis for Testability, 1992 IEEE/ACM International Conference on Computer–Aided Design, pp. 612–615, Nov. 1992.\*

C.P. Ravikumar et al., HISCOAP: A Hierarchical Testability Analysis Tool, 8th International Conference on VLSI Design, pp. 272–277, Jan. 1995.\*

Y. Fang et al., Efficient Testability Enhancement for Combinational Circuit, 1995 International Conference on Computer Design, pp. 168–172, Oct. 1995.\*

S. Boubezari et al., Testability Analysis and Test–Point Insertion in RTL VHDL Specifications for Scan–Based BIST, IEEE Transactions on Computer–Aided Design of Integrated Circuits and Systems, pp. 1327–1340, Sep. 1999.\*

(List continued on next page.)

Primary Examiner—Matthew Smith Assistant Examiner—A. M. Thompson (74) Attorney, Agent, or Firm—Sheridan Ross P.C.

# (57) ABSTRACT

A method is provided for producing a synthesizable RT-Level specification, having a testability enhancement from a starting RT-Level specification representative of a circuit to be designed, for input to a synthesis tool to generate a gate-level circuit. The method includes the steps of performing a testability analysis on a Directed Acyclic Graph by computing and propagating Testability Measures forward and backward through VHDL statements, identifying the bits of each signal and/or variable, and adding test point statements into the specification at the RT-Level to improve testability of the circuit to be designed. The computation of Controllability and Observability method is purely functional, and does not subsume the knowledge of a gate-level implementation of the circuit being analyzed.

# 36 Claims, 7 Drawing Sheets

