



US 20050240847A1

(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2005/0240847 A1**(43) **Pub. Date: Oct. 27, 2005**(54) **CLOCK CONTROLLER FOR AT-SPEED
TESTING OF SCAN CIRCUITS****Publication Classification**(51) **Int. Cl.⁷** **G01R 31/28**(52) **U.S. Cl.** **714/726**(75) **Inventors: Benoit Nadeau-Dostie, Gatineau (CA);
Jean-Francois Cote, Chelsea (CA)**(57) **ABSTRACT**

Correspondence Address:

**LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)**(73) **Assignee: LogicVision, Inc., San Jose, CA**(21) **Appl. No.: 11/013,319**(22) **Filed: Dec. 17, 2004****Related U.S. Application Data**(60) **Provisional application No. 60/564,210, filed on Apr.
22, 2004.**

A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.

