



US 20030115522A1

(19) **United States**

(12) **Patent Application Publication**

**Nadeau-Dostie et al.**

(10) **Pub. No.: US 2003/0115522 A1**

(43) **Pub. Date: Jun. 19, 2003**

(54) **METHOD AND PROGRAM PRODUCT FOR DESIGNING HIERARCHICAL CIRCUIT FOR QUIESCENT CURRENT TESTING**

(76) Inventors: **Benoit Nadeau-Dostie**, Quebec (CA);  
**Dwayne Burek**, San Jose, CA (US)

Correspondence Address:

**LOGICVISION (CANADA), INC.**  
**1525 CARLING AVENUE, SUITE 404**  
**OTTAWA, ON K1Z 8R9 (CA)**

(21) Appl. No.: **10/015,751**

(22) Filed: **Dec. 17, 2001**

**Publication Classification**

(51) Int. Cl.<sup>7</sup> ..... **G01R 31/28**

(52) U.S. Cl. .... **714/726**

(57) **ABSTRACT**

A method of designing a circuit having at least one hierarchical block which requires block specific test patterns to facilitate quiescent current testing of the circuit, comprises, for each block, configuring the block and any embedded blocks located one level down in design hierarchy in quiescent current test mode in which input and output peripheral memory elements are configured in internal test mode and in external test mode, respectively; generating quiescent current test patterns which do not result in elevated quiescent current levels and which include a bit for all memory elements in the block and for any peripheral memory elements in any embedded blocks located one level down in design hierarchy; and, if the block contains embedded blocks, synchronizing the test pattern with a corresponding test pattern generated for embedded blocks so that test patterns loaded in scan chains in the block are consistent with test patterns loaded in scan chains in said embedded blocks.

