

US008516317B2

(12) United States Patent

Nadeau-Dostie et al.

(10) Patent No.: US 8,516,317 B2 (45) Date of Patent: Aug. 20, 2013

(54) METHODS FOR AT-SPEED TESTING OF MEMORY INTERFACE

(75) Inventors: Benoit Nadeau-Dostie, Gatineau (CA);

Jean-François Côté, Gatineau (CA)

(73) Assignee: Mentor Graphics Corporation,

Wilsonville, OR (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 290 days.

(21) Appl. No.: 13/018,279

(22) Filed: **Jan. 31, 2011**

(65) Prior Publication Data

US 2012/0198294 A1 Aug. 2, 2012

(51) Int. Cl. G01R 31/28

(2006.01)

(52) **U.S. Cl.**

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

| | 6,069,829 | A * | 5/2000 | Komai et al | 365/201 |
|---------------------|-----------|--------------|---------|---------------|---------|
| | 6,145,105 | \mathbf{A} | 11/2000 | Nadeau-Dostie | |
| | 6,335,887 | B1 * | 1/2002 | Aoki et al | 365/201 |
| | 7,155,651 | B2 | 12/2006 | Nadeau-Dostie | |
| | 7,194,669 | B2 | 3/2007 | Nadeau-Dostie | |
| | 7,240,256 | B2 * | 7/2007 | Yamane | 714/723 |
| | 7,499,356 | B2 * | 3/2009 | Do | 365/201 |
| | 7,546,497 | B2 * | 6/2009 | Jang | 714/718 |
| | 7,620,862 | B1 * | 11/2009 | Lai | 714/725 |
| | 7,861,128 | B1 * | 12/2010 | Moore | 714/726 |
| OTHED DIEDLICATIONS | | | | | |

OTHER PUBLICATIONS

Hui and Nadeau-Dostie, "Scan Testing of Latch Arrays," IEEE VLSI Test Symposium 1992, 31-36.

* cited by examiner

Primary Examiner — Esaw Abraham

(57) ABSTRACT

Methods for at-speed testing of a memory interface associated with an embedded memory comprise two write operations in succession, two read operations in succession, and a capture operation using scan cells. The write and read operations are performed during a single clock burst, two separate clock bursts in a clock signal, or two separate clock bursts in separate clock signals.

31 Claims, 17 Drawing Sheets

