

US008683280B2

(12) United States Patent

Rajski et al.

(10) Patent No.: US 8,683,280 B2

(45) Date of Patent: Mar. 25, 2014

(54) TEST GENERATOR FOR LOW POWER BUILT-IN SELF-TEST

(75) Inventors: Janusz Rajski, West Linn, OR (US);

Jerzy Tyszer, Poznan (PL); Grzegorz Mrugalski, Swarzedz (PL); Benoit Nadeau-Dostie, Gatineau (CA)

(73) Assignee: Mentor Graphics Corporation,

Wilsonville, OR (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 141 days.

(21) Appl. No.: 13/451,527

(22) Filed: Apr. 19, 2012

(65) Prior Publication Data

US 2012/0272110 A1 Oct. 25, 2012

Related U.S. Application Data

(60) Provisional application No. 61/477,105, filed on Apr. 19, 2011, provisional application No. 61/543,229, filed on Oct. 4, 2011.

(51) **Int. Cl.**

G01R 31/28 (2006.01) **G06F 11/00** (2006.01)

(52) **U.S. Cl.**

USPC **714/729**; 714/724; 714/726; 714/727; 714/728; 714/734; 714/736; 714/738; 714/39; 714/30

(58) Field of Classification Search

USPC 714/724, 726, 727, 728, 729, 738, 739, 714/734, 736, 30

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

7,178,078 7,346,819	B2 *	Hiraide et alBansal et al	
7,353,440 7,647,540		Ohwada et al	
7,734,973		Rajski et al	
7,797,603	B2 *	Rajski et al	
7,865,792		Lin et al	
7,925,465 8,219,602		Lin et al	
2012/0005455		Ueda	

OTHER PUBLICATIONS

A.S. Abu-Issa, S.F. Quigley, "Bit-swapping LFSR for low-power BIST," Electronics Letters, vol. 44, pp. 401-402, 2008.

S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-power scan design using first-level supply gating," IEEE Trans. VLSI Systems, vol. 13, pp. 384-395, Mar. 2005.

F. Corno, M. Rebaudengo, M. Sonza Reorda, G. Squillero, "Low power BIST via non-linear hybrid cellular automata," Proc. VTS, pp. 29-34, 2000.

(Continued)

Primary Examiner — John J Tabone, Jr.

(57) ABSTRACT

Aspects of the invention relate to low power BIST-based testing. A low power test generator may comprise a pseudorandom pattern generator unit, a toggle control unit configured to generate toggle control data based on bit sequence data generated by the pseudo-random pattern generator unit, and a hold register unit configured to generate low power test pattern data by replacing, based on the toggle control data received from the toggle control unit, data from some or all of outputs of the pseudo-random pattern generator unit with constant values during various time periods. The low power test generator may further comprise a phase shifter configured to combine bits of the low power test pattern data for driving scan chains.

20 Claims, 15 Drawing Sheets

