

US006536008B1

(12) United States Patent

Nadeau-Dostie et al.

(10) Patent No.: US 6,536,008 B1

(45) Date of Patent: Mar. 18, 2003

(54) FAULT INSERTION METHOD, BOUNDARY SCAN CELLS, AND INTEGRATED CIRCUIT FOR USE THEREWITH

(75) Inventors: **Benoit Nadeau-Dostie**, Alymer (CA); **Jean-François Cote**, Alymer (CA);

Pierre Gauthier, Aylmer (CA)

(73) Assignee: Logic Vision, Inc., San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/181,077

(22) Filed: Oct. 27, 1998

(56) References Cited

U.S. PATENT DOCUMENTS

4,308,616 A	12/1981	Timoc 371/23
4,669,081 A	5/1987	Mathewes, Jr. et al 371/3
4,759,019 A	7/1988	Bentley et al 371/3
4,835,459 A	5/1989	Hamlin et al 324/73
4,875,209 A	10/1989	Mathewes, Jr. et al 371/3
4,996,688 A	* 2/1991	Byers et al 714/703
5,058,112 A	10/1991	Namitz et al 371/3
5,115,435 A	* 5/1992	Langford, II et al 714/726
5,130,988 A	7/1992	Wilcox et al 371/22.3
5,130,989 A	* 7/1992	Anderson et al 714/726
5,189,365 A	* 2/1993	Ikeda et al 324/158 R
5,414,715 A	* 5/1995	Hamblin et al 714/724
5,428,624 A	6/1995	Blair et al 371/22.3
5,561,762 A	10/1996	Smith et al 395/183.09
6,108,807 A	* 8/2000	Ke 714/726

OTHER PUBLICATIONS

Parker, in *The Boundary–Scan Handbook*, Kluwer Academic Pub., Dordrecht (The Netherdlands), Boston, New York London, Sep., 1998, pp. 163–165.

Wuudiann Ke; "Hybrid Pin Control Using Boundary–Scan and its Applications"; *Proceedings of ATS IEEE*; 1996, pps. 44–49.

Nadeau-Dostie et al., "A new hardware fault insertion scheme for system diagnostics verification", International Test Conference —ITC'95, Oct. 1995, 9 pp.

S. Chau, "Fault Injection Boundary Scan Design for Verification of Fault Tolerant Systems", International Test Conference –ITC'94, Oct. 1994, pp. 677–682.

S. Chau, "Fault Injection Scan Design For Enhanced VLSI Design Verification", International Test Conference —ITC'93, Oct. 1993, pp. 109–111.


R. Sedmak, "Boundary-Scan: Beyond Production Test", 12th VLSI Test Symposium (1994), Cherry Hill, NJ, pp. 415–420.

Primary Examiner—David Ton (74) Attorney, Agent, or Firm—Sheridan Ross P.C.

(57) ABSTRACT

A number of fault injection circuits and corresponding methods for injecting correlated, uncorrelated, non-persistent and persisting faults at the primary outputs of boundary scan cells are disclosed. Fault data is loaded in the boundary scan cell update latch of all boundary scan cells at which a fault is to be injected. The fault injection circuits generate a fault inject signal which is applied to the control input of the standard cell output selector, an active signal causing the content of the update latch to be applied to the cell primary output. In order to provide for scan testing of the fault injection circuitry, the boundary scan cell shift and update latches and the fault flag latch (if employed) are provided with hold capability so that the contents of these elements can be controlled and their input captured in accordance with standard scan testing techniques.

76 Claims, 13 Drawing Sheets



^{*} cited by examiner