

US 20040163015A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2004/0163015 A1

Nadeau-Dostie et al.

Aug. 19, 2004 (43) Pub. Date:

MEMORY REPAIR ANALYSIS METHOD AND CIRCUIT

Inventors: Benoit Nadeau-Dostie, Gatineau (CA); Robert A. Abbott, Ottawa (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1565 CARLING AVENUE, SUITE 508 OTTAWA, ON K1Z 8R1 (CA)

Appl. No.: 10/774,512

Feb. 10, 2004 (22)Filed:

Related U.S. Application Data

Provisional application No. 60/447,280, filed on Feb. 14, 2003.

Publication Classification

U.S. Cl. 714/42

ABSTRACT (57)

A method and circuit for repairing a memory array having one or more memory segments each having one spare column and a predetermined number of spare rows common to all segments, the method comprises, while testing the memory array for failures, generating an equal number of unique segment repair solutions for each segment with each segment repair solution including one defective column address, if any, and a number of defective row addresses, if any, corresponding to the predetermined number of spare rows; and, after completing testing, analyzing all segment repair solution combinations consisting of one segment repair solution selected from each segment; and identifying the best segment repair solution combination of combinations having a number of different defective row addresses which is less than or equal to the predetermined number of spare rows.

