

US 20020184562A1

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2002/0184562 A1

Nadeau-Dostie et al.

Dec. 5, 2002 (43) Pub. Date:

METHOD OF DESIGNING CIRCUIT HAVING (54)MULTIPLE TEST ACCESS PORTS, CIRCUIT PRODUCED THEREBY AND METHOD OF **USING SAME** 

Inventors: Benoit Nadeau-Dostie, Aylmer (CA); (76) Jean-Francois Cote, Chelsea (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1525 CARLING AVENUE, SUITE 404 OTTAWA, ON K1Z 8R9 (CA)

Appl. No.: 09/843,307 (21)

Apr. 27, 2001 (22)Filed:

## **Publication Classification**

U.S. Cl. 714/30

## **ABSTRACT** (57)

In a circuit with multiple Test Access Port (TAP) interfaces, the TAPs are arranged into groups, with secondary TAPs in one or more groups and a master TAP in another group, the master TAP having an instruction register with bits for storing a group selection code; a Test Data Output (TDO) circuit responsive to the group selection code connects the group TDO of one of the groups to the circuit TDO; and, for each secondary TAP group, a group Test Data Input (TDI) circuit responsive to a shift state signal for selectively connecting the group TDI to the circuit TDI or to the output of a padding register having its input connected to the circuit TDI, and its output connected to an input of the group TDI circuit; and a group TMS circuit responsive to a predetermined TAP selection code associated with the group for producing a group TMS signal for each TAP in the group.

