

#### US006763489B2

### (12) United States Patent

Nadeau-Dostie et al.

## (10) Patent No.: US 6,763,489 B2 (45) Date of Patent: US 13, 2004

# (54) METHOD FOR SCAN TESTING OF DIGITAL CIRCUIT, DIGITAL CIRCUIT FOR USE THEREWITH AND PROGRAM PRODUCT FOR INCORPORATING TEST METHODOLOGY INTO CIRCUIT DESCRIPTION

(75) Inventors: Benoit Nadeau-Dostie, Aylmer (CA);

Jean-François Côté, Chelsea (CA)

(73) Assignee: LogicVision, Inc., San Jose, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 661 days.

(21) Appl. No.: 09/773,541

(22) Filed: Feb. 2, 2001

(65) Prior Publication Data

US 2002/0147951 A1 Oct. 10, 2002

713/500

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

4,503,537 A	3/1985	McAnney
5,329,533 A	7/1994	Lin
5,349,587 A	9/1994	Nadeau-Dostie et al.
5,519,714 A	5/1996	Nakamura et al.
5,533,032 A	7/1996	Johnson
5,614,838 A	3/1997	Jaber et al.
5,627,841 A	5/1997	Nakamura
6,115,827 A	9/2000	Nadeau-Dostie et al.
6,145,105 A	11/2000	Nadeau-Dostie et al.

#### OTHER PUBLICATIONS

Silberman, J. et al. "A 1.0-GHz single-issue 64-bit powerPC integer processor;" IEEE Journal of Solid-State Circuits; Nov. 199 On pp. 1600-1608, vol.: 33, Issue: 11.\*

McLaurin, T.L. et al. "The testability features of the MCF5407 containing the 4th generation ColdFire(R) microprocessor core;" International Test ConferenceProceedings, Oct. 3–5, 2000; On pp.: 151–159.\*


Kee Sup Kim and Len Schultz, Multi-Frequency, Multi-Phase Scan Chain, International Test Conference, 1994, pp. 323–330.

Primary Examiner—Guy J. Lamarre (74) Attorney, Agent, or Firm—Eugene E. Proulx

#### (57) ABSTRACT

A method for at-speed scan testing of circuits having scannable memory elements which source multi-cycle paths having propagation delays that are longer than the period of a system clock used during normal operation comprises loading a test stimulus into the scannable memory elements; performing a capture operation, including configuring in capture mode throughout the capture operation, non-source memory elements and multi-cycle path source memory elements which have a predetermined maximum capture clock rate which is the same as or higher than the clock rate of the capture clock; and configuring in a hold mode during all but the last cycle of the capture operation and in capture mode for the last cycle, source memory elements which have a predetermined maximum capture clock rate which is lower than the clock rate of the capture clock; applying at least two clock cycles of the capture clock; and unloading test response data captured by said scannable memory elements.

#### 65 Claims, 7 Drawing Sheets



<sup>\*</sup> cited by examiner