



US 20070266278A1

(19) **United States**(12) **Patent Application Publication**  
**Nadeau-Dostie et al.**(10) **Pub. No.: US 2007/0266278 A1**(43) **Pub. Date: Nov. 15, 2007**(54) **METHOD FOR AT-SPEED TESTING OF  
MEMORY INTERFACE USING SCAN****Publication Classification**(76) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);  
**Jean-Francois Cote**, Chelsea (CA)(51) **Int. Cl.**  
**G11C 29/00** (2006.01)(52) **U.S. Cl.** ..... **714/719**Correspondence Address:  
**RIDOUT & MAYBEE LLP**  
**100 MURRAY STREET**  
**4TH FLOOR**  
**OTTAWA, ON K1N 0A1 (CA)**(57) **ABSTRACT**(21) Appl. No.: **11/439,497**(22) Filed: **May 24, 2006****Related U.S. Application Data**(60) Provisional application No. 60/693,778, filed on Jun.  
27, 2005.

A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.

