

US 20040003329A1

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2004/0003329 A1 Cote et al.

Jan. 1, 2004 (43) Pub. Date:

- SCAN TEST METHOD FOR PROVIDING REAL TIME IDENTIFICATION OF FAILING TEST PATTERNS AND TEST BIST CONTROLLER FOR USE THEREWITH
- Inventors: Jean-Francois Cote, Chelsea (CA); Benoit Nadeau-Dostie, Aylmer (CA)

Correspondence Address: LOGICVISION (CANADA), INC. 1525 CARLING AVENUE, SUITE 404 OTTAWA, ON K1Z 8R9 (CA)

Appl. No.: 10/180,116

Jun. 27, 2002 (22)Filed:

## **Publication Classification**

## (57)**ABSTRACT**

A method of scan testing an integrated circuit to provide real time identification of a block of test patterns having at least one failing test pattern comprises performing a number of test operations and storing a test response signature corresponding to each block of test patterns into a signature register; replacing the test response signature in the signature register with a test block expected signature; identifying the block as a failing test block when the test response signature is different from the test block expected signature; and repeating preceding steps until the test is complete.

