

## US005812469A

# United States Patent

## Nadeau-Dostie et al.

#### Patent Number: [11]

5,812,469

**Date of Patent:** [45]

Sep. 22, 1998

### METHOD AND APPARATUS FOR TESTING [54] **MULTI-PORT MEMORY**

Inventors: Benoit Nadeau-Dostie; Jean-Francois [75]

Côté, both of Aylmer, Canada

Assignee: Logic Vision, Inc., San Jose, Calif. [73]

Appl. No.: 775,856

Dec. 31, 1996 Filed:

[51]

[52] [58]

365/139.04, 220, 221; 371/21.1, 21.2, 25.1, 67.1

#### [56] **References Cited**

## U.S. PATENT DOCUMENTS

5,566,371	10/1996	Ogawa
5,579,322	11/1996	Orodera
5,590,087	12/1996	Chung 365/230.05

## OTHER PUBLICATIONS

Ad J. van de Goor et al., "Fault Models and Tests for Ring Address Type FIFOs", VLSI Test Symposium (IEEE) Jun., 1994, pp. 300–305.

T. Matsumura, "An Efficient Test Method for Embedded Multi-port RAM with BIST Circuitry", International Test Conference 1995, pp. 62–67.

B. Nadeau–Dostie et al., "Serial Interfacting for Embedded--Memory Testing", IEEE Design & Test of Computers, Apr. 1990, pp. 52–63.

Primary Examiner—A. Zarabian Attorney, Agent, or Firm—Skjerven, Morrill, MacPherson, Franklin & Friel LLP; Norman R. Klivans

#### [57] **ABSTRACT**

A method of and apparatus for testing multi-port memory performs a shadow read to an adjacent memory cell concurrent with a write operation associated with typical readwrite testing. In the presence of a bit wire short or a word wire short, the concurrent read of an adjacent memory cell will cause the value of that cell to be corrupted. The corrupted value is then found by the read-write testing. Consequently, the testing takes no longer than read-write testing. In addition, the testing scheme can be modified for memory with read only ports. An embodiment of the apparatus employs an exclusive OR gate on the least significant bit of the test row address line to generate the shadow read address.

## 4 Claims, 4 Drawing Sheets

