United States Patent [19]

Wilcox et al.

[11] Patent Number:

4,996,691

[45] Date of Patent:

Feb. 26, 1991

[54]	INTEGRATED CIRCUIT TESTING METHOD
	AND APPARATUS AND INTEGRATED
	CIRCUIT DEVICES FOR USE THEREWITH

[75] Inventors: Philip S. Wilcox, Nepean; Benoit

Nadeau-Dostie, Aylmer; Vinod K. Agarwal, Brossard, all of Canada

Agarwai, Brossard, all of Canada

15.1; 364/200 MS File, 900 MS File

Northern Telecom Limited, Montreal, Canada

[21] Appl. No.: 247,258

Assignee:

[22] Filed: Sep. 21, 1988

[56] References Cited

U.S. PATENT DOCUMENTS

4,244,048	1/1981	Tsui	371/22.3
		Tanaka	
4,503,537	3/1985	McAnney	371/22.3
		Dasgupta	

4,602,210	7/1986	Fasang	371/22.3
		Fu	
		_	371/22 3

Primary Examiner—Jerry Smith
Assistant Examiner—Robert W. Beausoliel
Attorney, Agent, or Firm—Morrison Law Firm, Thomas
Morrison

[57] ABSTRACT

In a so-called "scan-design" arrangement for testing integrated circuits, whether at the device level or at system level, problems associated with the storage and handling of vast amounts of data from increasingly complex devices are addressed by testing a pair of identical integrated circuits simultaneously and using the binary vector generated by scanning one of these integrated circuits as the reference against which to compare the binary vector produced by scanning the other integrated circuit. A plurality of "scan-designed" integrated circuits may be connected in series, possibly in a ring, and each compared with its predecessor. Zero-display coupling across each device may be employed to allow each successive integrated circuit to be compared with the same reference circuit in the chain or ring.

11 Claims, 1 Drawing Sheet

