

US 20050240847A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2005/0240847 A1

Nadeau-Dostie et al.

Oct. 27, 2005 (43) Pub. Date:

CLOCK CONTROLLER FOR AT-SPEED TESTING OF SCAN CIRCUITS

Inventors: Benoit Nadeau-Dostie, Gatineau (CA); Jean-Francois Cote, Chelsea (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1565 CARLING AVENUE, SUITE 508 OTTAWA, ON K1Z 8R1 (CA)

Assignee: LogicVision, Inc., San Jose, CA

11/013,319 Appl. No.: (21)

Dec. 17, 2004 (22)Filed:

Related U.S. Application Data

Provisional application No. 60/564,210, filed on Apr. 22, 2004.

Publication Classification

(51)	Int. Cl. ⁷	 /28
(52)	U.S. Cl.	 726

ABSTRACT (57)

A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.

