

US 20230110161A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0110161 A1

Nadeau-Dostie et al.

Apr. 13, 2023 (43) Pub. Date:

ASYNCHRONOUS INTERFACE FOR TRANSPORTING TEST-RELATED DATA VIA SERIAL CHANNELS

Applicant: Siemens Industry Software Inc.,

Plando, TX (US)

Inventors: Benoit Nadeau-Dostie, Gatineau (CA);

Jean-Francois Cote, Davie, FL (US)

Appl. No.: 17/498,085

Oct. 11, 2021 Filed: (22)

Publication Classification

(51)Int. Cl.

(2006.01)G06F 1/12 G06F 1/06 (2006.01) U.S. Cl. CPC . *G06F 1/12* (2013.01); *G06F 1/06* (2013.01)

(57)**ABSTRACT**

A circuit comprises: a first clock gating device clocked by a first clock signal and configured to generate first clock pulses when a shift enable signal is active, a first transition detecting device clocked by a second clock signal and configured to generate shift gating pulses when detecting active transitions of the first clock pulses, a second clock gating device clocked by the second clock signal and configured to generate shift clock pulses based on the shift gating pulses to clock second scan elements for a shift operation with first scan elements clocked by the first clock signal, and a first retiming device triggered by active pulse edges of the first clock signal and configurable to hold a value for the shift operation. The circuit may further comprise a delay generating device configured to generate delayed shift gating pulses for generating the shift clock pulses.

