

US 20100037109A1

(19) United States

(12) Patent Application Publication

NADEAU-DOSTIE et al.

(10) Pub. No.: US 2010/0037109 A1 (43) Pub. Date: Feb. 11, 2010

(54) METHOD FOR AT-SPEED TESTING OF MEMORY INTERFACE USING SCAN

(75) Inventors: **Benoit NADEAU-DOSTIE**, Gatineau (CA); **Jean-François**

CÖTÉ, Chelsea (CA)

Correspondence Address:
RIDOUT & MAYBEE LLP
4TH FLOOR, 100 MURRAY STREET
OTTAWA, ON K1N 0A1 (CA)

(73) Assignee: LogicVision, Inc., San Jose, CA

(US)

(21) Appl. No.: 12/579,572

(22) Filed: Oct. 15, 2009

Related U.S. Application Data

(63) Continuation of application No. 11/439,497, filed on May 24, 2006, now Pat. No. 7,617,425.

(60) Provisional application No. 60/693,778, filed on Jun. 27, 2005.

Publication Classification

(51) **Int. Cl.**

G11C 29/10 (2006.01) *G06F 11/263* (2006.01)

(52) **U.S. Cl.** **714/719**; 714/E11.177

(57) ABSTRACT

A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.

