

US007194669B2

(12) United States Patent

Nadeau-Dostie

(10) Patent No.: US 7,194,669 B2

(45) Date of Patent: Mar. 20, 2007

(54) METHOD AND CIRCUIT FOR AT-SPEED TESTING OF SCAN CIRCUITS

(75) Inventor: **Benoit Nadeau-Dostie**, Gatineau (CA)

(73) Assignee: LogicVision, Inc., San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 413 days.

(21) Appl. No.: 10/739,055

(22) Filed: Dec. 19, 2003

(65) Prior Publication Data

US 2004/0163021 A1 Aug. 19, 2004

Related U.S. Application Data

- (60) Provisional application No. 60/447,279, filed on Feb. 14, 2003.
- (51) Int. Cl. G01R 31/28 (2006.01)

(56) References Cited

U.S. PATENT DOCUMENTS

5,574,733	A *	11/1996	Kim 714/728
6,115,827	A	9/2000	Nadeau-Dostie et al.
6,145,105	A	11/2000	Nadeau-Dostie et al.
6,327,684	B1	12/2001	Nadeau-Dostie et al.
6,327,685	B1	12/2001	Koprowski et al.
6,442,722	B1	8/2002	Nadeau-Dostie et al.
6,516,432	B1*	2/2003	Motika et al 714/732
2003/0084390	A1*	5/2003	Tamarapalli et al 714/744

* cited by examiner

Primary Examiner—James C. Kerveros (74) Attorney, Agent, or Firm—Eugene E Prouix

(57) ABSTRACT

An improvement in a scan testing method for testing a circuit having memory elements arranged into one or more scan chains, the scan testing method having a shift phase for serially loading test patterns into the scan chains and serially unloading test response patterns from the scan chains and a capture phase for capturing the response of the circuit to the test pattern, includes, during the capture phase, connecting the serial output of each scan chain to its serial input and applying a predetermined number of capture clock cycles with the memory elements configured in a non-capture mode for all but the last capture clock cycle and configured in capture mode for the last capture clock cycle.

45 Claims, 9 Drawing Sheets

