



(10) **Patent No.:** US 12,046,315 B2
(45) **Date of Patent:** Jul. 23, 2024

- (52) **U.S. Cl.**
CPC *GIIC 29/14* (2013.01); *GIIC 29/1201*
(2013.01); *GIIC 29/46* (2013.01)

- (58) **Field of Classification Search**
None
See application file for complete search history.

- (56) **References Cited**

- U.S. PATENT DOCUMENTS

- | | | | | |
|-----------|------|--------|------------|-----------------------|
| 8,508,975 | B2 * | 8/2013 | Toba | G11C 17/165
365/63 |
| 9,042,166 | B2 * | 5/2015 | Toko | H10N 50/01
365/158 |

- (Continued)

- ## OTHER PUBLICATIONS

- PCT International Search Report and Written Opinion of International Searching Authority mailed Oct. 5, 2020 corresponding to PCT International Application No. PCT/US2020/034860 filed May 28, 2020.

- Primary Examiner* — Tan T. Nguyen

- (57) **ABSTRACT**

- This application discloses a memory built-in self-test system to prompt a memory device to sense values of stored data using a reference trim during memory read operations. The memory built-in self-test system can automatically set the reference trim for the memory device. The memory built-in self-test system includes a memory built-in self-test controller to prompt the memory device to perform the memory read operations with different test values for the reference trim. The memory built-in self-test system also includes a trim feedback circuit to determine when the memory device fails to correctly sense the values of the stored data using the test values for the reference trim, and set the reference trim for the memory device based, at least in part, on the failures of the memory device to correctly sense the stored data.

- 11 Claims, 7 Drawing Sheets**

- ### Related U.S. Application Data

- (51) **Int. Cl.**
G11C 29/14 (2006.01)
G11C 29/12 (2006.01)
G11C 29/46 (2006.01)

