

#### US007757135B2

# (12) United States Patent

Nadeau-Dostie et al.

# (10) Patent No.: US 7,757,135 B2 (45) Date of Patent: US 1,757,135 B2

# (54) METHOD AND APPARATUS FOR STORING AND DISTRIBUTING MEMORY REPAIR INFORMATION

(75) Inventors: **Benoit Nadeau-Dostie**, Ottawa (CA);

Jean-François Coté, Chelsea (CA)

(73) Assignee: Mentor Graphics Corporation,

Wilsonville, OR (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 166 days.

(21) Appl. No.: 11/853,383

(22) Filed: **Sep. 11, 2007** 

(65) Prior Publication Data

US 2008/0065929 A1 Mar. 13, 2008

#### Related U.S. Application Data

- (60) Provisional application No. 60/825,185, filed on Sep. 11, 2006.
- (51) Int. Cl. *G11C 29/00* (2006.01) *G01R 31/28* (2006.01)

# (56) References Cited

#### U.S. PATENT DOCUMENTS

6,363,020 B1 3/2002 Shubat et al.

6,556,490	B2	4/2003	Shubat et al.
6,577,156	B2*	6/2003	Anand et al 326/37
6,738,938	B2	5/2004	Nadeau-Dostie et al.
6,898,143	B2	5/2005	Puri et al.
7,290,186	B1*	10/2007	Zorian et al 714/718
7,310,278	B2*	12/2007	Bright et al 365/200
2003/0117829	A1*	6/2003	Ronza et al 365/96
2003/0196143	<b>A</b> 1	10/2003	Puri et al.
2005/0132255	<b>A</b> 1	6/2005	Tran et al.
2006/0031726	<b>A</b> 1	2/2006	Zappa et al.
2006/0053361	A1*	3/2006	Kim 714/766
2007/0036011	A1*	2/2007	Dubey 365/200
2007/0047343	<b>A</b> 1	3/2007	Adams et al.

#### \* cited by examiner

Primary Examiner—James C Kerveros (74) Attorney, Agent, or Firm—Ridout & Maybee LLP

# (57) ABSTRACT

A system for repairing embedded memories on an integrated circuit includes an external Built-In Self-repair Register (BISR) associated with every reparable memory. Each BISR is serially configured in a daisy chain with a fuse box controller. The controller determines the daisy chain length upon power up. The controller may perform a corresponding number of shift operations to move repair data between BISRs and a fuse box. Memories can have a parallel or serial repair interface. The BISRs may have a repair analysis facility into which fuse data may be dumped and uploaded to the fuse box or downloaded to repair the memory. Pre-designed circuit blocks provide daisy chain inputs and access ports to effect the system or to bypass the circuit block.

### 23 Claims, 9 Drawing Sheets

