

US 20050047229A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2005/0047229 A1

Nadeau-Dostie et al.

Mar. 3, 2005 (43) Pub. Date:

METHOD AND CIRCUIT FOR COLLECTING (54) MEMORY FAILURE INFORMATION

Inventors: Benoit Nadeau-Dostie, Gatineau (CA); Jean-Francois Cote, Chelsea (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1565 CARLING AVENUE, SUITE 508 OTTAWA, ON K1Z 8R1 (CA)

Appl. No.: 10/690,594 (21)

Oct. 23, 2003 (22)Filed:

Foreign Application Priority Data (30)

Dec. 18, 2002 (CA) 2,414,632

Publication Classification

(57)**ABSTRACT**

A method and circuit for collecting memory failure information on-chip and unloading the information in real time while performing a test of memory embedded in a circuit comprises, for each column or row of a memory under test, testing each memory location of the column or row according to a memory test algorithm under control of a first clock, selectively generating a failure summary on-circuit while testing each column or row of the memory; and transferring the failure summary from the circuit under control of a second clock within the time required to test the next column or row, if any, of the memory under test.

