

US 20030229833A1

## (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2003/0229833 A1

Nadeau-Dostie

Dec. 11, 2003 (43) Pub. Date:

#### METHOD OF MASKING CORRUPT BITS (54) **DURING SIGNATURE ANALYSIS AND CIRCUIT FOR USE THEREWITH**

Inventor: Benoit Nadeau-Dostie, Aylmer (CA) (76)

> Correspondence Address: LOGICVISION (CANADA), INC. 1525 CARLING AVENUE, SUITE 404 OTTAWA, ON K1Z 8R9 (CA)

Appl. No.: 10/162,917 (21)

Jun. 6, 2002 Filed: (22)

### **Publication Classification**

U.S. Cl. 714/726 (52)

#### (57)**ABSTRACT**

A method of masking corrupt bits in test response pattern scan chains in an integrated circuit, comprising loading and applying a set of test patterns in the scan chains so as to obtain corresponding test response patterns; and masking bits of the test response patterns located in scan chains identified by a chain mask and at a position identified by a position mask.

