

US 20030146777A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2003/0146777 A1

Nadeau-Dostie et al.

Aug. 7, 2003 (43) Pub. Date:

METHOD AND CIRCUITRY FOR (54)CONTROLLING CLOCKS OF EMBEDDED BLOCKS DURING LOGIC BIST TEST MODE

Inventors: Benoit Nadeau-Dostie, Aylmer (CA); (76) Jean-Francois Cote, Chelsea (CA)

> Correspondence Address: LOGICVISION (CANADA), INC. 1525 CARLING AVENUE, SUITE 404 OTTAWA, ON K1Z 8R9 (CA)

10/125,384 Appl. No.: (21)

Filed: Apr. 19, 2002 (22)

Related U.S. Application Data

Provisional application No. 60/353,951, filed on Feb. (60)5, 2002.

Publication Classification

U.S. Cl. 326/93 (52)

ABSTRACT (57)

One aspect of the invention is generally defined as a method of designing an integrated circuit for distributing test clock signals to embedded cores having at least one core functional clock input, the method comprising, for each core, providing a clock gating circuit for selectively disabling a core functional clock signal applied to a core primary clock input; and providing a core clock selection circuit for each secondary core functional clock input for selecting one of a core functional clock signal output by the gating circuit and a core test clock signal and applying a selected signal to the each secondary core functional clock input.

