



US 20030229833A1

(19) **United States**(12) **Patent Application Publication**  
**Nadeau-Dostie**(10) **Pub. No.: US 2003/0229833 A1**(43) **Pub. Date: Dec. 11, 2003**(54) **METHOD OF MASKING CORRUPT BITS  
DURING SIGNATURE ANALYSIS AND  
CIRCUIT FOR USE THEREWITH****Publication Classification**(51) **Int. Cl.<sup>7</sup> ..... G01R 31/28**(52) **U.S. Cl. .... 714/726**(76) **Inventor: Benoit Nadeau-Dostie, Aylmer (CA)**

Correspondence Address:

**LOGICVISION (CANADA), INC.****1525 CARLING AVENUE, SUITE 404****OTTAWA, ON K1Z 8R9 (CA)**(21) **Appl. No.: 10/162,917**(22) **Filed: Jun. 6, 2002**(57) **ABSTRACT**

A method of masking corrupt bits in test response pattern scan chains in an integrated circuit, comprising loading and applying a set of test patterns in the scan chains so as to obtain corresponding test response patterns; and masking bits of the test response patterns located in scan chains identified by a chain mask and at a position identified by a position mask.

