

US007188274B2

(12) United States Patent

Nadeau-Dostie et al.

US 7,188,274 B2 (10) Patent No.:

(45) Date of Patent: Mar. 6, 2007

MEMORY REPAIR ANALYSIS METHOD (54)AND CIRCUIT

Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA); Robert A. Abbott, Ottawa (CA)

Assignee: LogicVision, Inc., San Jose, CA (US) (73)

Subject to any disclaimer, the term of this Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 565 days.

Appl. No.: 10/774,512 (21)

(22)Feb. 10, 2004 Filed:

(65)**Prior Publication Data**

US 2004/0163015 A1 Aug. 19, 2004

Related U.S. Application Data

- Provisional application No. 60/447,280, filed on Feb. 14, 2003.
- Int. Cl. (51)G06F 11/00 (2006.01)
- (58)714/7, 710, 711 See application file for complete search history.

(56)**References Cited**

U.S. PATENT DOCUMENTS

5,561,636	A	*	10/1996	Kirihata et al	365/201
6,067,259	\mathbf{A}	*	5/2000	Handa et al	365/200
6,076,176	A		6/2000	Priore et al.	
6,297,997	В1	*	10/2001	Ohtani et al	365/201
6.408.401	В1		6/2002	Bhavsar et al.	

6,625,072 B2 * 9/2003 Ohtani et al. 365/200 OTHER PUBLICATIONS

Nakahara et al, "Built-In Self-Test for GHz embedded SRAMS Using Flexible Pattern Generator and New Repair Algorithm", 1999 Proceedings of the International Test Conference, Oct. 1999, p. 301. McConnell et al., "Test Repair of Large Embedded DRAMs: Part 1", Proceedings International Test Conference 2001, Oct. 30-Nov. 1, 2001, Baltimore, Maryland p. 163.

Schober, et al., "Memory Built-In Self-Repair", 2001 Proceedings of the International Trade Conference, Oct. 30-Nov. 1, 2001, p. 995. Kwon et al., "Linear Search Algorithm for Repair Analysis with 4 Spare Row/4 Spare Column", Proceedings of the 2nd IEEE Asia-Pacific Conference on ASIC, Cheju Island, Korea, Aug. 28, 2000, paper 15.1.

* cited by examiner

Primary Examiner—Dieu-Minh Le (74) Attorney, Agent, or Firm—Eugene E. Prouix

ABSTRACT (57)

A method and circuit for repairing a memory array having one or more memory segments each having one spare column and a predetermined number of spare rows common to all segments, the method comprises, while testing the memory array for failures, generating an equal number of unique segment repair solutions for each segment with each segment repair solution including one defective column address, if any, and a number of defective row addresses, if any, corresponding to the predetermined number of spare rows; and, after completing testing, analyzing all segment repair solution combinations consisting of one segment repair solution selected from each segment; and identifying the best segment repair solution combination of combinations having a number of different defective row addresses which is less than or equal to the predetermined number of spare rows.

46 Claims, 11 Drawing Sheets

