

US 20210174892A1

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2021/0174892 A1

Nadeau-Dostie

Jun. 10, 2021 (43) **Pub. Date:**

ERROR-CORRECTING CODE-ASSISTED MEMORY REPAIR

Applicant: Mentor Graphics Corporation,

Wilsonville, OR (US)

Inventor: Benoit Nadeau-Dostie, Gatineau (CA)

Appl. No.: 17/115,894

Filed: Dec. 9, 2020

Related U.S. Application Data

Provisional application No. 62/945,317, filed on Dec. 9, 2019.

Publication Classification

Int. Cl. (51)

(2006.01)G11C 29/42 G11C 29/44 (2006.01)G11C 11/16 (2006.01)

U.S. Cl. (52)

> CPC *G11C 29/42* (2013.01); *G11C 11/1675* (2013.01); *G11C* 11/1673 (2013.01); *G11C* **29/4401** (2013.01)

ABSTRACT (57)

A memory-testing circuit configured to perform a test of a memory comprising error-correcting code circuitry comprises repair circuitry configured to allocate a spare row or row block in the memory for a defective row or row block in the memory, a defective row or row block being a row or row block in which a memory word has a number of error bits greater than a preset number, wherein the test of the memory comprises: disabling the error-correcting code circuitry, performing a pre-repair operation, the pre-repair operation comprising: determining whether the memory has one or more defective rows or row blocks, and allocating one or more spare rows or row blocks for the one or more defective rows or row blocks if the one or more spare rows or row blocks are available, and performing a post-repair operation on the repaired memory.

