

(12) **United States Patent**
Nadeau-Dostie

(10) **Patent No.: US 11,430,537 B2**
(45) **Date of Patent: Aug. 30, 2022**

(54) **ERROR-CORRECTING CODE-ASSISTED
MEMORY REPAIR**

(71) Applicant: **Siemens Industry Software Inc.**,
Plano, TX (US)
(72) Inventor: **Benoit Nadeau-Dostie**, Gatineau (CA)
(73) Assignee: **Siemens Industry Software Inc.**,
Plano, TX (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

(21) Appl. No.: **17/115,894**

(22) Filed: **Dec. 9, 2020**

(65) **Prior Publication Data**
US 2021/0174892 A1 Jun. 10, 2021

Related U.S. Application Data
(60) Provisional application No. 62/945,317, filed on Dec.
9, 2019.
(51) **Int. Cl.**
GIIC 29/42 (2006.01)
GIIC 11/16 (2006.01)
GIIC 29/44 (2006.01)
(52) **U.S. Cl.**
CPC **GIIC 29/42** (2013.01); **GIIC 11/1673**
(2013.01); **GIIC 11/1675** (2013.01); **GIIC**
29/4401 (2013.01)

(58) **Field of Classification Search**
None
See application file for complete search history.


(56) **References Cited**
U.S. PATENT DOCUMENTS
7,206,988 B1 4/2007 Solt
2015/0026537 A1* 1/2015 Romanovskyy G06F 11/1008
714/764
2020/0111537 A1 4/2020 Chen et al.
2020/0194093 A1* 6/2020 Chen G06F 11/102

OTHER PUBLICATIONS
Artur Antonyan et al., “Embedded MRAM Macro for eFlash
Replacement”, 2018 IEEE International Symposium on Circuits and
Systems (ISCAS), 2018, 4 pgs.
(Continued)

Primary Examiner — Guerrier Merant

(57) **ABSTRACT**
A memory-testing circuit configured to perform a test of a
memory comprising error-correcting code circuitry com-
prises repair circuitry configured to allocate a spare row or
row block in the memory for a defective row or row block
in the memory, a defective row or row block being a row or
row block in which a memory word has a number of error
bits greater than a preset number, wherein the test of the
memory comprises: disabling the error-correcting code cir-
cuitry, performing a pre-repair operation, the pre-repair
operation comprising: determining whether the memory has
one or more defective rows or row blocks, and allocating
one or more spare rows or row blocks for the one or more
defective rows or row blocks if the one or more spare rows
or row blocks are available, and performing a post-repair
operation on the repaired memory.

18 Claims, 10 Drawing Sheets



(12) **United States Patent**
Zou et al.

(10) **Patent No.:** **US 11,495,315 B1**
(45) **Date of Patent:** **Nov. 8, 2022**

(54) **CONFIGURABLE BUILT-IN SELF-REPAIR CHAIN FOR FAST REPAIR DATA LOADING**

(71) Applicant: **Siemens Industry Software Inc.**,
Plano, TX (US)
(72) Inventors: **Wei Zou**, Lake Oswego, OR (US);
Benoit Nadeau-Dostie, Gatineau (CA)
(73) Assignee: **Siemens Industry Software Inc.**,
Plano, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **17/399,104**
(22) Filed: **Aug. 11, 2021**


(51) **Int. Cl.**
G11C 29/00 (2006.01)
G11C 29/10 (2006.01)
G11C 29/32 (2006.01)
G11C 29/12 (2006.01)
G11C 29/44 (2006.01)
(52) **U.S. Cl.**
CPC **G11C 29/10** (2013.01); **G11C 29/12015** (2013.01); **G11C 29/32** (2013.01); **G11C 29/4401** (2013.01); **G11C 29/789** (2013.01)
(58) **Field of Classification Search**
CPC ... G11C 29/10; G11C 29/12015; G11C 29/32; G11C 29/4401; G11C 29/789
See application file for complete search history.

(56) **References Cited**
U.S. PATENT DOCUMENTS
2008/0288838 A1* 11/2008 Anzou G11C 29/32 714/726
2015/0012786 A1 1/2015 Varadarajan et al.
2015/0270016 A1 9/2015 Varadarajan et al.
2016/0284426 A1* 9/2016 Busi G11C 29/12
2019/0228829 A1* 7/2019 Hiraga H01L 21/822
* cited by examiner

Primary Examiner — Christine T. Tu

(57) **ABSTRACT**
A scan network configured to transport repair information between memories and a controller for a non-volatile storage device comprises: repair registers coupled in parallel to repair information generation circuitry for one of the memories and segment selection devices that divide the repair registers into repair register segments. Each of the segment selection devices comprises: a storage element configured to store a segment selection bit and segment selection bit generation circuitry configured to generate the segment selection bit based on the repair information. Each of the segment selection devices is configurable to include or not include the corresponding repair register segment in a scan path of the scan network in a shift operation based on the segment selection bit.

24 Claims, 14 Drawing Sheets





US011789487B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.: US 11,789,487 B2**
(45) **Date of Patent: Oct. 17, 2023**

(54) **ASYNCHRONOUS INTERFACE FOR
TRANSPORTING TEST-RELATED DATA VIA
SERIAL CHANNELS**

(71) Applicant: **Siemens Industry Software Inc.,**
Plano, TX (US)

(72) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Jean-Francois Cote, Davie, FL (US)

(73) Assignee: **Siemens Industry Software Inc.,**
Plano, TX (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 67 days.

(21) Appl. No.: **17/498,085**

(22) Filed: **Oct. 11, 2021**

(65) **Prior Publication Data**
US 2023/0110161 A1 Apr. 13, 2023

(51) **Int. Cl.**
G06F 1/12 (2006.01)
G06F 1/06 (2006.01)

(52) **U.S. Cl.**
CPC . **G06F 1/12** (2013.01); **G06F 1/06** (2013.01)

(58) **Field of Classification Search**
CPC G06F 1/10; G06F 1/12
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,900,753 A 5/1999 Cote et al.
7,761,755 B1 * 7/2010 Payakapan G01R 31/31922
714/724

8,862,954 B1 * 10/2014 Wang G01R 31/3177
714/731
11,409,931 B1 * 8/2022 Kaur G06F 30/333
2002/0147951 A1 * 10/2002 Nadeau-Dostie
G01R 31/318552
714/731
2011/0260767 A1 * 10/2011 Devta-Prasanna
G01R 31/318552
327/285
2013/0117618 A1 * 5/2013 Kukreja G01R 31/318552
714/E11.148
2014/0035645 A1 * 2/2014 Narayanan G11C 29/32
327/212
2020/0124665 A1 * 4/2020 de Bakker G01R 31/31726


* cited by examiner

Primary Examiner — Phil K Nguyen

(57) **ABSTRACT**

A circuit comprises: a first clock gating device clocked by a first clock signal and configured to generate first clock pulses when a shift enable signal is active, a first transition detecting device clocked by a second clock signal and configured to generate shift gating pulses when detecting active transitions of the first clock pulses, a second clock gating device clocked by the second clock signal and configured to generate shift clock pulses based on the shift gating pulses to clock second scan elements for a shift operation with first scan elements clocked by the first clock signal, and a first retiming device triggered by active pulse edges of the first clock signal and configurable to hold a value for the shift operation. The circuit may further comprise a delay generating device configured to generate delayed shift gating pulses for generating the shift clock pulses.

16 Claims, 14 Drawing Sheets





US011929136B2

(12) **United States Patent**
Yun et al.

(10) **Patent No.:** **US 11,929,136 B2**
(45) **Date of Patent:** **Mar. 12, 2024**

(54) **REFERENCE BITS TEST AND REPAIR
USING MEMORY BUILT-IN SELF-TEST**

(52) **U.S. Cl.**
CPC **G11C 29/54** (2013.01); **G11C 29/56004**
(2013.01)

(71) Applicant: **Siemens Industry Software Inc.**,
Plano, FL (US)

(58) **Field of Classification Search**
None
See application file for complete search history.

(72) Inventors: **Jongsin Yun**, Portland, OR (US);
Benoit Nadeau-Dostie, Gatineau (CA);
Harshitha Kodali, Wilsonville, OR
(US)

(56) **References Cited**

U.S. PATENT DOCUMENTS

(73) Assignee: **Siemens Industry Software Inc.**,
Plano, TX (US)

2003/0072204 A1 4/2003 Shiga et al.
2004/0032759 A1 2/2004 Chow et al.
(Continued)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

FOREIGN PATENT DOCUMENTS

JP 2014220026 A 11/2014

(21) Appl. No.: **17/906,303**

OTHER PUBLICATIONS

(22) PCT Filed: **Mar. 18, 2021**

PCT International Search Report and Written Opinion of Interna-
tional Searching Authority dated Jul. 6, 2021 corresponding to PCT
International Application No. PCT/US2021/022871 filed Mar. 18,
2021.

(86) PCT No.: **PCT/US2021/022871**
§ 371 (c)(1),
(2) Date: **Sep. 14, 2022**

(Continued)

(87) PCT Pub. No.: **WO2021/194827**
PCT Pub. Date: **Sep. 30, 2021**

Primary Examiner — Guerrier Merant

(65) **Prior Publication Data**
US 2023/0178172 A1 Jun. 8, 2023

(57) **ABSTRACT**


A memory-testing circuit configured to perform a test of
reference bits in a memory. In a read operation, outputs of
data bit columns are compared with one or more reference
bit columns. The memory-testing circuit comprises: a test
controller and association adjustment circuitry configurable
by the test controller to associate another one or more
reference bit columns or one or more data bit columns with
the data bit columns in the read operation. The test controller
can determine whether the original one or more reference bit
columns have a defect based on results from the two
different association.

Related U.S. Application Data

(60) Provisional application No. 63/000,517, filed on Mar.
27, 2020.

(51) **Int. Cl.**
G11C 29/54 (2006.01)
G11C 29/56 (2006.01)

10 Claims, 10 Drawing Sheets





(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 11,961,576 B2**
(45) **Date of Patent:** **Apr. 16, 2024**

- (54) **METHOD AND APPARATUS FOR PROCESSING MEMORY REPAIR INFORMATION**
- (71) Applicant: **Siemens Industry Software Inc**, Plano, TX (US)
- (72) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA); **Luc Romain**, Gatineau (CA)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 228 days.
- (21) Appl. No.: **17/604,805**
- (22) PCT Filed: **Aug. 27, 2019**
- (86) PCT No.: **PCT/US2019/048223**
§ 371 (c)(1),
(2) Date: **Oct. 19, 2021**
- (87) PCT Pub. No.: **WO2020/214195**
PCT Pub. Date: **Oct. 22, 2020**
- (65) **Prior Publication Data**
US 2022/0215896 A1 Jul. 7, 2022
- Related U.S. Application Data**
- (60) Provisional application No. 62/836,100, filed on Apr. 19, 2019.
- (51) **Int. Cl.**
G11C 29/00 (2006.01)
G11C 29/36 (2006.01)
(Continued)
- (52) **U.S. Cl.**
CPC **G11C 29/4401** (2013.01); **G11C 29/36** (2013.01); **G11C 29/40** (2013.01); **G11C 2029/3602** (2013.01)

- (58) **Field of Classification Search**
CPC G11C 29/4401; G11C 29/36; G11C 29/40; G11C 2029/3602
See application file for complete search history.
- (56) **References Cited**
- U.S. PATENT DOCUMENTS
- 6,415,403 B1 * 7/2002 Huang G11C 29/16 714/733
- 7,149,924 B1 12/2006 Zorian
(Continued)
- FOREIGN PATENT DOCUMENTS
- CN 101290804 B 10/2010
CN 103390430 A 11/2013
(Continued)
- OTHER PUBLICATIONS
- PCT International Search Report and Written Opinion of International Searching Authority dated Dec. 6, 2019 corresponding to PCT International Application No. PCT/US2019/048223 filed Aug. 27, 2019.
(Continued)
- Primary Examiner* — Min Huang
- (57) **ABSTRACT**
Systems and methods for repairing a memory. A method includes performing a repair analysis of the embedded memories to produce repair information. The method includes storing the repair information in the registers, where the registers are organized into groups having chains of identical length. The method includes performing collision detection between the repair information in each of the groups. The method includes merging the repair information in each of the groups. The method includes repairing the embedded memories using the merged repair information.
- 20 Claims, 9 Drawing Sheets**





US012046315B2

(12) **United States Patent**
Yun et al.

(10) **Patent No.:** **US 12,046,315 B2**
(45) **Date of Patent:** **Jul. 23, 2024**

(54) **MEMORY BUILT-IN SELF-TEST WITH
AUTOMATED REFERENCE TRIM
FEEDBACK FOR MEMORY SENSING**

(71) Applicant: **Siemens Industry Software Inc.,**
Plano, TX (US)

(72) Inventors: **Jongsin Yun**, Portland, OR (US);
Benoit Nadeau-Dostie, Gatineau (CA);
Martin Keim, Sherwood, OR (US)

(73) Assignee: **Siemens Industry Software Inc.,**
Plano, TX (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

(21) Appl. No.: **17/756,963**

(22) PCT Filed: **May 28, 2020**

(86) PCT No.: **PCT/US2020/034860**
§ 371 (c)(1),
(2) Date: **Jun. 7, 2022**

(87) PCT Pub. No.: **WO2021/118634**
PCT Pub. Date: **Jun. 17, 2021**

(65) **Prior Publication Data**
US 2024/0013846 A1 Jan. 11, 2024

Related U.S. Application Data
(60) Provisional application No. 62/945,335, filed on Dec.
9, 2019.
(51) **Int. Cl.**
G11C 29/14 (2006.01)
G11C 29/12 (2006.01)
G11C 29/46 (2006.01)

(52) **U.S. Cl.**
CPC **G11C 29/14** (2013.01); **G11C 29/1201**
(2013.01); **G11C 29/46** (2013.01)

(58) **Field of Classification Search**
None
See application file for complete search history.

(56) **References Cited**
U.S. PATENT DOCUMENTS

8,508,975 B2 * 8/2013 Toba G11C 17/165
365/63
9,042,166 B2 * 5/2015 Toko H10N 50/01
365/158

(Continued)


OTHER PUBLICATIONS

PCT International Search Report and Written Opinion of Interna-
tional Searching Authority mailed Oct. 5, 2020 corresponding to
PCT International Application No. PCT/US2020/034860 filed May
28, 2020.

Primary Examiner — Tan T. Nguyen

(57) **ABSTRACT**
This application discloses a memory built-in self-test system
to prompt a memory device to sense values of stored data
using a reference trim during memory read operations. The
memory built-in self-test system can automatically set the
reference trim for the memory device. The memory built-in
self-test system includes a memory built-in self-test control-
ler to prompt the memory device to perform the memory
read operations with different test values for the reference
trim. The memory built-in self-test system also includes a
trim feedback circuit to determine when the memory device
fails to correctly sense the values of the stored data using the
test values for the reference trim, and set the reference trim
for the memory device based, at least in part, on the failures
of the memory device to correctly sense the stored data.

11 Claims, 7 Drawing Sheets





US 20020143515A1

(19) **United States**

(12) **Patent Application Publication**
Nadeau-Dostie et al.

(10) **Pub. No.: US 2002/0143515 A1**
(43) **Pub. Date: Oct. 3, 2002**

(54) **METHOD AND PROGRAM PRODUCT FOR
MODELING CIRCUITS WITH LATCH
BASED DESIGN**

(76) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Fadi Maamari, San Jose, CA (US);
Dwayne Burek, San Jose, CA (US)

Correspondence Address:
Eugene E. Proulx
Manager, Intellectual Property
LogicVision (Canada), Inc.
1525 Carling Avenue, Suite 404
Ottawa, ON K1Z 8R9 (CA)

(21) Appl. No.: **09/817,298**
(22) Filed: **Mar. 27, 2001**


Publication Classification

(51) **Int. Cl.⁷ G06F 9/45**

(52) **U.S. Cl. 703/19**

(57) **ABSTRACT**

A method of and computer program product for modeling a logic circuit having combinational logic and latches, in which the latches are clocked by one of a first clock phase, a second clock phase or a pulse derived from the second clock phase, a subset of latches being scannable, comprises, for each latch in the logic circuit, associating the latch with one of the first and second clock phase; and when latch is associated with the first clock phase, modeling the latch as a buffer connected between the data input and output of latch; and when the latch is associated with the second clock phase, modeling the latch as an edge-triggered flip-flop having the same data input, data output and clock input as the latch.





US 20020147951A1

(54) **METHOD FOR SCAN TESTING OF DIGITAL CIRCUIT, DIGITAL CIRCUIT FOR USE THEREWITH AND PROGRAM PRODUCT FOR INCORPORATING TEST METHODOLOGY INTO CIRCUIT DESCRIPTION**

(76) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-Francois Cote, Chelsea (CA)

Correspondence Address:
Eugene E. Proulx
Manager, Intellectual Property,
LogicVision (Canada), Inc.
1525 Carling Avenue, Suite 404
Ottawa, ON K1Z 8R9 (CA)

(21) Appl. No.: **09/773,541**

(22) Filed: **Feb. 2, 2001**


Publication Classification

(51) **Int. Cl.⁷** **G01R 31/28; G06F 1/04**

(52) **U.S. Cl.** **714/731; 713/500**

(57) **ABSTRACT**

A method for at-speed scan testing of circuits having scanable memory elements which source multi-cycle paths having propagation delays that are longer than the period of a system clock used during normal operation comprises loading a test stimulus into the scanable memory elements; performing a capture operation, including configuring in capture mode throughout the capture operation, non-source memory elements and multi-cycle path source memory elements which have a predetermined maximum capture clock rate which is the same as or higher than the clock rate of the capture clock; and configuring in a hold mode during all but the last cycle of the capture operation and in capture mode for the last cycle, source memory elements which have a predetermined maximum capture clock rate which is lower than the clock rate of the capture clock; applying at least two clock cycles of the capture clock; and unloading test response data captured by said scanable memory elements.





(19) **United States**

(12) **Patent Application Publication**

(10) **Pub. No.: US 2002/0184562 A1**

Nadeau-Dostie et al.

(43) **Pub. Date:**

Dec. 5, 2002

(54) **METHOD OF DESIGNING CIRCUIT HAVING MULTIPLE TEST ACCESS PORTS, CIRCUIT PRODUCED THEREBY AND METHOD OF USING SAME**

(76) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-Francois Cote, Chelsea (CA)

Correspondence Address:
LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)

(21) Appl. No.: **09/843,307**

(22) Filed: **Apr. 27, 2001**


Publication Classification

(51) **Int. Cl.⁷ H02H 3/05**

(52) **U.S. Cl. 714/30**

(57) **ABSTRACT**

In a circuit with multiple Test Access Port (TAP) interfaces, the TAPs are arranged into groups, with secondary TAPs in one or more groups and a master TAP in another group, the master TAP having an instruction register with bits for storing a group selection code; a Test Data Output (TDO) circuit responsive to the group selection code connects the group TDO of one of the groups to the circuit TDO; and, for each secondary TAP group, a group Test Data Input (TDI) circuit responsive to a shift state signal for selectively connecting the group TDI to the circuit TDI or to the output of a padding register having its input connected to the circuit TDI, and its output connected to an input of the group TDI circuit; and a group TMS circuit responsive to a predetermined TAP selection code associated with the group for producing a group TMS signal for each TAP in the group.



(19) **United States**(12) **Patent Application Publication**

Nadeau-Dostie et al.

(10) **Pub. No.: US 2003/0110457 A1**(43) **Pub. Date: Jun. 12, 2003**

(54) **METHOD AND PROGRAM PRODUCT FOR DESIGNING HIERARCHICAL CIRCUIT FOR QUIESCENT CURRENT TESTING AND CIRCUIT PRODUCED THEREBY**


(76) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-Francois Cote, Chelsea (CA)

Correspondence Address:

LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)

(21) Appl. No.: **10/011,128**(22) Filed: **Dec. 10, 2001****Publication Classification**(51) **Int. Cl.⁷ G06F 17/50**(52) **U.S. Cl. 716/4**(57) **ABSTRACT**

A method of designing integrated circuits having an hierarchical structure for quiescent current testing, and the circuit which results therefrom is disclosed. The method comprises analyzing each of one or more selected hierarchical blocks independently of other selected blocks identify any circuit states of each block which could result in elevated quiescent current levels during quiescent current testing of the circuit, the analysis beginning with blocks at a lowest level of hierarchy and proceeding in sequence through each level of design hierarchy to a highest level of hierarchy containing a top-level block; and calculating a fault coverage for each selected block.





US 20030115522A1

(19) **United States**

(12) **Patent Application Publication**

Nadeau-Dostie et al.

(10) **Pub. No.: US 2003/0115522 A1**

(43) **Pub. Date: Jun. 19, 2003**

(54) **METHOD AND PROGRAM PRODUCT FOR DESIGNING HIERARCHICAL CIRCUIT FOR QUIESCENT CURRENT TESTING**

(76) Inventors: **Benoit Nadeau-Dostie**, Quebec (CA);
Dwayne Burek, San Jose, CA (US)

Correspondence Address:

LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)

(21) Appl. No.: **10/015,751**

(22) Filed: **Dec. 17, 2001**


Publication Classification

(51) Int. Cl.⁷ **G01R 31/28**

(52) U.S. Cl. **714/726**

(57) **ABSTRACT**

A method of designing a circuit having at least one hierarchical block which requires block specific test patterns to facilitate quiescent current testing of the circuit, comprises, for each block, configuring the block and any embedded blocks located one level down in design hierarchy in quiescent current test mode in which input and output peripheral memory elements are configured in internal test mode and in external test mode, respectively; generating quiescent current test patterns which do not result in elevated quiescent current levels and which include a bit for all memory elements in the block and for any peripheral memory elements in any embedded blocks located one level down in design hierarchy; and, if the block contains embedded blocks, synchronizing the test pattern with a corresponding test pattern generated for embedded blocks so that test patterns loaded in scan chains in the block are consistent with test patterns loaded in scan chains in said embedded blocks.





US 20030146777A1

(19) **United States**(12) **Patent Application Publication**


Nadeau-Dostie et al.


(10) **Pub. No.: US 2003/0146777 A1**(43) **Pub. Date: Aug. 7, 2003**(54) **METHOD AND CIRCUITRY FOR CONTROLLING CLOCKS OF EMBEDDED BLOCKS DURING LOGIC BIST TEST MODE****Publication Classification**(51) **Int. Cl.⁷ H03K 19/00**(52) **U.S. Cl. 326/93**(76) **Inventors: Benoit Nadeau-Dostie, Aylmer (CA); Jean-Francois Cote, Chelsea (CA)**

Correspondence Address:


**LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)**(21) **Appl. No.: 10/125,384**(22) **Filed: Apr. 19, 2002****Related U.S. Application Data**(60) **Provisional application No. 60/353,951, filed on Feb. 5, 2002.**(57) **ABSTRACT**


One aspect of the invention is generally defined as a method of designing an integrated circuit for distributing test clock signals to embedded cores having at least one core functional clock input, the method comprising, for each core, providing a clock gating circuit for selectively disabling a core functional clock signal applied to a core primary clock input; and providing a core clock selection circuit for each secondary core functional clock input for selecting one of a core functional clock signal output by the gating circuit and a core test clock signal and applying a selected signal to the each secondary core functional clock input.





(43) **Pub. Date:** **Nov. 13, 2003**





US 20030217315A1

(19) **United States**

(12) **Patent Application Publication**
Maamari et al.

(10) **Pub. No.: US 2003/0217315 A1**

(43) **Pub. Date: Nov. 20, 2003**

(54) **METHOD OF AND PROGRAM PRODUCT
FOR PERFORMING GATE-LEVEL
DIAGNOSIS OF FAILING VECTORS**

Publication Classification

(51) **Int. Cl.⁷ G06F 11/00; G01R 31/28**

(76) **Inventors: Fadi Maamari, San Jose, CA (US);
Sonny Ngai San Shum, San Jose, CA
(US); Benoit Nadeau-Dostie, Aylmer
(CA)**

(52) **U.S. Cl. 714/741**

(57) **ABSTRACT**

Correspondence Address:

**LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)**


(21) **Appl. No.: 10/435,094**

(22) **Filed: May 12, 2003**

Related U.S. Application Data

(60) **Provisional application No. 60/379,732, filed on May
14, 2002.**

A method of fault diagnosis of integrated circuits having failing test vectors with observed fault effects using fault candidate fault-effects obtained by simulation of a set of test vectors, comprises determining a fault candidate diagnostic measure for each fault candidate, the fault candidate diagnostic measure having a fault candidate match metric, an observed fault effect mismatch metric and a fault candidate excitation metric, ranking fault candidates in decreasing diagnostic measure order; and identifying fault candidate(s) having the highest diagnostic measure as the most likely cause of observed fault effects.




(19) **United States**(12) **Patent Application Publication****Nadeau-Dostie et al.**(10) **Pub. No.: US 2003/0226073 A1**(43) **Pub. Date: Dec. 4, 2003**(54) **METHOD FOR COLLECTING FAILURE INFORMATION FOR A MEMORY USING AN EMBEDDED TEST CONTROLLER**(52) **U.S. Cl. 714/718**(76) **Inventors: Benoit Nadeau-Dostie, Aylmer (CA); Jean-Francois Cote, Chelsea (CA)**(57) **ABSTRACT**

Correspondence Address:

**LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)**(21) **Appl. No.: 10/156,117**(22) **Filed: May 29, 2002****Publication Classification**(51) **Int. Cl.⁷ G11C 29/00**

A method of collecting failure information when testing a memory comprises performing a test of the memory according to a test algorithm, and, while performing the test, counting failure events which occur after a predetermined number of masked events; stopping the test upon occurrence of a stopping criterion which comprises one of occurrence of a first failure event, a change of a test operation; a change of a memory column address; a change of a memory row address; a change of a memory bank address; and a change of a test algorithm phase; and storing failure information.





US 20030229833A1

(19) **United States**

(12) **Patent Application Publication**
Nadeau-Dostie

(10) **Pub. No.: US 2003/0229833 A1**

(43) **Pub. Date: Dec. 11, 2003**

(54) **METHOD OF MASKING CORRUPT BITS
DURING SIGNATURE ANALYSIS AND
CIRCUIT FOR USE THEREWITH**

Publication Classification

(51) **Int. Cl.⁷ G01R 31/28**

(52) **U.S. Cl. 714/726**

(76) **Inventor: Benoit Nadeau-Dostie, Aylmer (CA)**

Correspondence Address:


LOGICVISION (CANADA), INC.
1525 CARLING AVENUE, SUITE 404
OTTAWA, ON K1Z 8R9 (CA)


(21) **Appl. No.: 10/162,917**

(22) **Filed: Jun. 6, 2002**

(57) **ABSTRACT**

A method of masking corrupt bits in test response pattern scan chains in an integrated circuit, comprising loading and applying a set of test patterns in the scan chains so as to obtain corresponding test response patterns; and masking bits of the test response patterns located in scan chains identified by a chain mask and at a position identified by a position mask.






US 20040163015A1


(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2004/0163015 A1**(43) **Pub. Date: Aug. 19, 2004**(54) **MEMORY REPAIR ANALYSIS METHOD
AND CIRCUIT**(52) **U.S. Cl. 714/42**(76) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Robert A. Abbott, Ottawa (CA)(57) **ABSTRACT**

Correspondence Address:
LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)

(21) Appl. No.: **10/774,512**(22) Filed: **Feb. 10, 2004****Related U.S. Application Data**(60) Provisional application No. 60/447,280, filed on Feb.
14, 2003.**Publication Classification**(51) **Int. Cl.⁷ H02H 3/05**

A method and circuit for repairing a memory array having one or more memory segments each having one spare column and a predetermined number of spare rows common to all segments, the method comprises, while testing the memory array for failures, generating an equal number of unique segment repair solutions for each segment with each segment repair solution including one defective column address, if any, and a number of defective row addresses, if any, corresponding to the predetermined number of spare rows; and, after completing testing, analyzing all segment repair solution combinations consisting of one segment repair solution selected from each segment; and identifying the best segment repair solution combination of combinations having a number of different defective row addresses which is less than or equal to the predetermined number of spare rows.






US 20040163021A1


(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie(10) **Pub. No.: US 2004/0163021 A1**(43) **Pub. Date: Aug. 19, 2004**(54) **METHOD AND CIRCUIT FOR AT-SPEED
TESTING OF SCAN CIRCUITS****Publication Classification**(51) **Int. Cl.⁷** **G01R 31/28**(52) **U.S. Cl.** **714/726**(76) **Inventor: Benoit Nadeau-Dostie, Gatineau (CA)**

Correspondence Address:

LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)(21) **Appl. No.: 10/739,055**(22) **Filed: Dec. 19, 2003****Related U.S. Application Data**(60) **Provisional application No. 60/447,279, filed on Feb. 14, 2003.**(57) **ABSTRACT**

An improvement in a scan testing method for testing a circuit having memory elements arranged into one or more scan chains, the scan testing method having a shift phase for serially loading test patterns into the scan chains and serially unloading test response patterns from the scan chains and a capture phase for capturing the response of the circuit to the test pattern, comprises, during the capture phase, connecting the serial output of each scan chain to its serial input and applying a predetermined number of capture clock cycles with the memory elements configured in a non-capture mode for all but the last capture clock cycle and configured in capture mode for the last capture clock cycle.





US 20040257901A1

(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2004/0257901 A1**(43) **Pub. Date: Dec. 23, 2004**(54) **MEMORY REPAIR CIRCUIT AND METHOD****Publication Classification**(76) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Saman M.I. Adham, Kanata (CA)(51) **Int. Cl.⁷** **G11C 8/00**(52) **U.S. Cl.** **365/232**


Correspondence Address:

LOGICVISION (CANADA), INC.**1565 CARLING AVENUE, SUITE 508****OTTAWA, ON K1Z 8R1 (CA)**

(57)

ABSTRACT(21) Appl. No.: **10/868,208**(22) Filed: **Jun. 16, 2004****Related U.S. Application Data**(60) Provisional application No. 60/479,229, filed on Jun.
18, 2003.

A self-repair circuit for a semiconductor memory provides input and output test selectors coupled to respective data bit group inputs and outputs, respectively and input and output repair selectors coupled between the input and output test selectors and functional inputs and functional outputs, respectively. This arrangement allows all data bit groups to be tested in one pass and all test and repair selector circuitry to be tested.





US 20050028059A1

(19) **United States**(12) **Patent Application Publication**
Cote et al.(10) **Pub. No.: US 2005/0028059 A1**(43) **Pub. Date: Feb. 3, 2005**(54) **PROCESSOR INTERFACE FOR TEST
ACCESS PORT****Publication Classification**(51) **Int. Cl.⁷** **G01R 31/28**(52) **U.S. Cl.** **714/724**(76) Inventors: **Jean-Francois Cote**, Chelsea (CA);
Benoit Nadeau-Dostie, Gatineau (CA)


Correspondence Address:


LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)(57) **ABSTRACT**

A processor interface for test access port comprises a write buffer for storing data output by a processor and having a command field, a data field, and a serial output connected to a serial input of the test access port, a read buffer for storing data output by the test access port for access by the processor and having a data field, and a serial input connected to a serial output of the test access port; and a control circuit responsive to a command stored in the command field for generating test access port control signals for transferring test data from the write buffer to the test register and from the test register to the read buffer via test access port serial input and serial output.

(21) Appl. No.: **10/892,203**(22) Filed: **Jul. 16, 2004****Related U.S. Application Data**

(60) Provisional application No. 60/491,558, filed on Aug. 1, 2003.







US 20050240790A1

(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2005/0240790 A1**(43) **Pub. Date: Oct. 27, 2005**(54) **CLOCKING METHODOLOGY FOR
AT-SPEED TESTING OF SCAN CIRCUITS
WITH SYNCHRONOUS CLOCKS**(52) **U.S. Cl. 713/400**(75) **Inventors: Benoit Nadeau-Dostie, Gatineau (CA);
Jean-Francois Cote, Chelsea (CA);
Fadi Maamari, San Jose, CA (US)**(57) **ABSTRACT**

Correspondence Address:
LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)

A clocking method for at-speed scan testing for delay defects in cross-domain paths of interacting synchronous clock domains in a scan circuit, each path originating from a source memory element in one of the domains and terminating at a destination memory element in another of the domains and comprises selectively aligning either a capture edge or a launch edge of the clock of each domain with a corresponding edge of at least one other domain of the interacting synchronous clock domains to determine the cross-domain paths to be tested between a source domain and a destination domain; clocking memory elements in each domain at respective domain clock rates to launch signal transitions from source memory elements in source domains; and for each pair of interacting clock domains under test, capturing, in the destination domain, circuit responses to signal transitions launched along paths originating from the source domain and selectively disabling capturing, in the source domain, of circuit responses to signal transitions launched along paths originating from the destination domain.

(73) **Assignee: LogicVision, Inc., San Jose, CA (US)**(21) **Appl. No.: 11/060,407**(22) **Filed: Feb. 18, 2005****Related U.S. Application Data**(60) **Provisional application No. 60/564,210, filed on Apr. 22, 2004. Provisional application No. 60/579,649, filed on Jun. 16, 2004.****Publication Classification**(51) **Int. Cl.⁷ G06F 13/42**




US 20050240847A1


(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2005/0240847 A1**(43) **Pub. Date: Oct. 27, 2005**(54) **CLOCK CONTROLLER FOR AT-SPEED
TESTING OF SCAN CIRCUITS****Publication Classification**(51) **Int. Cl.⁷** **G01R 31/28**(52) **U.S. Cl.** **714/726**(75) **Inventors: Benoit Nadeau-Dostie, Gatineau (CA);
Jean-Francois Cote, Chelsea (CA)**(57) **ABSTRACT**

Correspondence Address:

**LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)**(73) **Assignee: LogicVision, Inc., San Jose, CA**(21) **Appl. No.: 11/013,319**(22) **Filed: Dec. 17, 2004****Related U.S. Application Data**(60) **Provisional application No. 60/564,210, filed on Apr.
22, 2004.**

A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.





US 20050240848A1

(19) **United States**

(12) **Patent Application Publication**
Cote et al.

(10) **Pub. No.: US 2005/0240848 A1**

(43) **Pub. Date: Oct. 27, 2005**

(54) **MASKING CIRCUIT AND METHOD OF MASKING CORRUPTED BITS**

Publication Classification

(75) Inventors: **Jean-Francois Cote**, Chelsea (CA);
Paul Price, Stoughton, MA (US);
Benoit Nadeau-Dostie, Gatineau (CA)

(51) **Int. Cl.⁷ G01R 31/28**

(52) **U.S. Cl. 714/726**

Correspondence Address:
LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)

(57) **ABSTRACT**

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)


(21) Appl. No.: **11/109,844**


(22) Filed: **Apr. 20, 2005**

A masking circuit for selectively masking scan chain inputs and/or outputs during scan testing of an integrated circuit, comprises a mask register having at least two mask register elements for each scan chain to provide a plurality of masking modes; and an input and output mask control circuit for each scan chain, each mask control circuit being connected between a test pattern source and a signature register and between a serial input and a serial output of an associated scan chain and being responsive to mask control data stored in the register elements for configuring the associated scan chain in one of the plurality of masking modes during a scan test of the circuit.

Related U.S. Application Data

(60) Provisional application No. 60/564,211, filed on Apr. 22, 2004.






US 20050273683A1


(19) **United States**(12) **Patent Application Publication**
Cote et al.(10) **Pub. No.: US 2005/0273683 A1**(43) **Pub. Date: Dec. 8, 2005**(54) **INSERTION OF EMBEDDED TEST IN RTL
TO GDSII FLOW**(52) **U.S. Cl. 714/726; 716/4; 716/18**(75) **Inventors: Jean-Francois Cote, Chelsea (CA);
Benoit Nadeau-Dostie, Gatineau (CA);
Fadi Maamari, San Jose, CA (US)**(57) **ABSTRACT**

Correspondence Address:
LOGICVISION (CANADA), INC.
1565 CARLING AVENUE, SUITE 508
OTTAWA, ON K1Z 8R1 (CA)

(73) **Assignee: LogicVision, Inc., San Jose, CA**(21) **Appl. No.: 11/144,764**(22) **Filed: Jun. 6, 2005****Related U.S. Application Data**(60) **Provisional application No. 60/577,171, filed on Jun.
7, 2004.****Publication Classification**(51) **Int. Cl.⁷ G01R 31/28; G06F 17/50**

A method of designing a scan testable integrated circuit with embedded test objects for use in scan testing the circuit, comprises compiling a register-transfer level (RTL) circuit description of the circuit into an unmapped circuit description; extracting information from the unmapped circuit description for use in generating and inserting RTL descriptions of test objects into the RTL circuit description and for use in generating and inserting scan chains into the circuit; generating and inserting the RTL descriptions of the test objects into the RTL circuit description to produce a modified RTL circuit description; storing the modified RTL circuit description; synthesizing the modified RTL description into a gate level circuit description of the circuit; and constructing and inserting scan chains into the gate level circuit description according to information extracted from the unmapped circuit description.







US 20070266278A1

(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2007/0266278 A1**(43) **Pub. Date: Nov. 15, 2007**(54) **METHOD FOR AT-SPEED TESTING OF
MEMORY INTERFACE USING SCAN****Publication Classification**(76) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Jean-Francois Cote, Chelsea (CA)(51) **Int. Cl.**
G11C 29/00 (2006.01)(52) **U.S. Cl.** **714/719**Correspondence Address:
RIDOUT & MAYBEE LLP
100 MURRAY STREET
4TH FLOOR
OTTAWA, ON K1N 0A1 (CA)(57) **ABSTRACT**(21) Appl. No.: **11/439,497**(22) Filed: **May 24, 2006****Related U.S. Application Data**(60) Provisional application No. 60/693,778, filed on Jun.
27, 2005.

A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.






US 20080065929A1

(19) **United States**(12) **Patent Application Publication**
NADEAU-DOSTIE et al.(10) **Pub. No.: US 2008/0065929 A1**(43) **Pub. Date: Mar. 13, 2008**(54) **METHOD AND APPARATUS FOR STORING
AND DISTRIBUTING MEMORY REPAIR
INFORMATION**(75) Inventors: **Benoit NADEAU-DOSTIE**,
Ottawa (CA); **Jean-Francois Cote**,
Chelsea (CA)

Correspondence Address:

RIDOUT & MAYBEE LLP**100 MURRAY STREET, 4TH FLOOR****OTTAWA, ON K1N 0A1**(73) Assignee: **LOGICVISION, INC.**, San Jose,
CA (US)(21) Appl. No.: **11/853,383**(22) Filed: **Sep. 11, 2007****Related U.S. Application Data**(60) Provisional application No. 60/825,185, filed on Sep.
11, 2006.**Publication Classification**(51) **Int. Cl.**
G06F 11/16 (2006.01)(52) **U.S. Cl.** **714/5; 714/E11.054**(57) **ABSTRACT**

A system for repairing embedded memories on an integrated circuit is disclosed. The system comprises an external Built-In Self-repair Register (BISR) associated with every repairable memory on the circuit. Each BISR is configured to accept a serial input from a daisy chain connection and to generate a serial output to a daisy chain connection, so that a plurality of BISRs are connected in a daisy chain with a fuse box controller. The fuse box controller has no information as to the number, configuration or size of the embedded memories, but determines, upon power up, the length of the daisy chain. With this information, the fuse box controller may perform a corresponding number of serial shift operations to move repair data to and from the BISRs and into and out of a fuse box associated with the controller. Memories having a parallel repair interface are supported by a parallel address bus and enable control signal on the BISR, while those having a serial repair interface are supported by a parallel daisy chain path that may be selectively cycled to shift the contents of the BISR to an internal serial register in the memory. Preferably, each of the BISRs has an associated repair analysis facility having a parallel address bus and enable control signal by which fuse data may be dumped in parallel into the BISR and from there, either uploaded to the fuse box through the controller or downloaded into the memory to effect repairs. Advantageously, pre-designed circuit blocks may provide daisy chain inputs and access ports to effect the inventive system therealong or to permit the circuit block to be bypassed for testing purposes.





(12) **Patent Application Publication**
NADEAU-DOSTIE et al.

(43) **Pub. Date:** **Feb. 11, 2010**

(60) Provisional application No. 60/693,778, filed on Jun. 27, 2005.

Publication Classification

(51) **Int. Cl.**
G11C 29/10 (2006.01)
G06F 11/263 (2006.01)

(52) **U.S. Cl.** 714/719; 714/E11.177


(57) **ABSTRACT**


A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.

(22) Filed: **Oct. 15, 2009**

Related U.S. Application Data

(63) Continuation of application No. 11/439,497, filed on May 24, 2006, now Pat. No. 7,617,425.






US 20210174892A1

(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie(10) **Pub. No.: US 2021/0174892 A1**(43) **Pub. Date: Jun. 10, 2021**(54) **ERROR-CORRECTING CODE-ASSISTED
MEMORY REPAIR**(71) Applicant: **Mentor Graphics Corporation,**
Wilsonville, OR (US)(72) Inventor: **Benoit Nadeau-Dostie,** Gatineau (CA)(21) Appl. No.: **17/115,894**(22) Filed: **Dec. 9, 2020****Related U.S. Application Data**(60) Provisional application No. 62/945,317, filed on Dec.
9, 2019.**Publication Classification**(51) **Int. Cl.**
GIIC 29/42 (2006.01)
GIIC 29/44 (2006.01)
GIIC 11/16 (2006.01)(52) **U.S. Cl.**
CPC **GIIC 29/42** (2013.01); **GIIC 11/1675**
(2013.01); **GIIC 11/1673** (2013.01); **GIIC**
29/4401 (2013.01)(57) **ABSTRACT**

A memory-testing circuit configured to perform a test of a memory comprising error-correcting code circuitry comprises repair circuitry configured to allocate a spare row or row block in the memory for a defective row or row block in the memory, a defective row or row block being a row or row block in which a memory word has a number of error bits greater than a preset number, wherein the test of the memory comprises: disabling the error-correcting code circuitry, performing a pre-repair operation, the pre-repair operation comprising: determining whether the memory has one or more defective rows or row blocks, and allocating one or more spare rows or row blocks for the one or more defective rows or row blocks if the one or more spare rows or row blocks are available, and performing a post-repair operation on the repaired memory.





US 20220215896A1

(19) **United States**(12) **Patent Application Publication**
Nadeau-Dostie et al.(10) **Pub. No.: US 2022/0215896 A1**(43) **Pub. Date: Jul. 7, 2022**(54) **METHOD AND APPARATUS FOR
PROCESSING MEMORY REPAIR
INFORMATION****Publication Classification**(51) **Int. Cl.***G11C 29/44* (2006.01)*G11C 29/40* (2006.01)*G11C 29/36* (2006.01)(52) **U.S. Cl.**CPC .. *G11C 29/4401* (2013.01); *G11C 29/3602*(2013.01); *G11C 29/36* (2013.01); *G11C 29/40*

(2013.01)

(71) Applicant: **Siemens Industry Software Inc**, Plano,
TX (US)(72) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Luc Romain, Gatineau (CA)(21) Appl. No.: **17/604,805**(22) PCT Filed: **Aug. 27, 2019**(86) PCT No.: **PCT/US2019/048223**


§ 371 (c)(1),


(2) Date: **Oct. 19, 2021****Related U.S. Application Data**(60) Provisional application No. 62/836,100, filed on Apr.
19, 2019.

(57)

ABSTRACT


Systems and methods for repairing a memory. A method includes performing a repair analysis of the embedded memories to produce repair information. The method includes storing the repair information in the registers, where the registers are organized into groups having chains of identical length. The method includes performing collision detection between the repair information in each of the groups. The method includes merging the repair information in each of the groups. The method includes repairing the embedded memories using the merged repair information.






(43) **Pub. Date:** **Apr. 13, 2023**

A circuit comprises: a first clock gating device clocked by a first clock signal and configured to generate first clock pulses when a shift enable signal is active, a first transition detecting device clocked by a second clock signal and configured to generate shift gating pulses when detecting active transitions of the first clock pulses, a second clock gating device clocked by the second clock signal and configured to generate shift clock pulses based on the shift gating pulses to clock second scan elements for a shift operation with first scan elements clocked by the first clock signal, and a first retiming device triggered by active pulse edges of the first clock signal and configurable to hold a value for the shift operation. The circuit may further comprise a delay generating device configured to generate delayed shift gating pulses for generating the shift clock pulses.





US 20230178172A1

(19) **United States**

(12) **Patent Application Publication**
Yun et al.

(10) **Pub. No.: US 2023/0178172 A1**

(43) **Pub. Date: Jun. 8, 2023**

(54) **REFERENCE BITS TEST AND REPAIR
USING MEMORY BUILT-IN SELF-TEST**

Publication Classification

(71) Applicant: **Siemens Industry Software Inc.**,
Plano, FL (US)

(51) **Int. Cl.**
G11C 29/54 (2006.01)
G11C 29/56 (2006.01)

(72) Inventors: **Jongsin Yun**, Portland, OR (US);
Benoit Nadeau-Dostie, Gatineau (CA);
Harshitha Kodali, Wilsonville, OR
(US)

(52) **U.S. Cl.**
CPC **G11C 29/54** (2013.01); **G11C 29/56004**
(2013.01)

(21) Appl. No.: **17/906,303**

(22) PCT Filed: **Mar. 18, 2021**

(86) PCT No.: **PCT/US2021/022871**

§ 371 (c)(1),


(2) Date: **Sep. 14, 2022**


Related U.S. Application Data

(60) Provisional application No. 63/000,517, filed on Mar.
27, 2020.

(57) **ABSTRACT**

A memory-testing circuit configured to perform a test of reference bits in a memory. In a read operation, outputs of data bit columns are compared with one or more reference bit columns. The memory-testing circuit comprises: a test controller and association adjustment circuitry configurable by the test controller to associate another one or more reference bit columns or one or more data bit columns with the data bit columns in the read operation. The test controller can determine whether the original one or more reference bit columns have a defect based on results from the two different association.





(54) **MEMORY BUILT-IN SELF-TEST WITH
AUTOMATED REFERENCE TRIM
FEEDBACK FOR MEMORY SENSING**

(71) Applicant: **Siemens Industry Software Inc.,**
Plano, TX (US)

(72) Inventors: **Jongsin Yun**, Portland, OR (US);
Benoit Nadeau-Dostie, Gatineau (CA);
Martin Keim, Sherwood, OR (US)

(21) Appl. No.: **17/756,963**

(22) PCT Filed: **May 28, 2020**

(86) PCT No.: **PCT/US2020/034860**
§ 371 (c)(1),
(2) Date: **Jun. 7, 2022**

Related U.S. Application Data


(60) Provisional application No. 62/945,335, filed on Dec.
9, 2019.


Publication Classification

(51) **Int. Cl.**
G11C 29/14 (2006.01)
G11C 29/46 (2006.01)
G11C 29/12 (2006.01)
(52) **U.S. Cl.**
CPC *G11C 29/14* (2013.01); *G11C 29/46*
(2013.01); *G11C 29/1201* (2013.01)

(57) **ABSTRACT**

This application discloses a memory built-in self-test system to prompt a memory device to sense values of stored data using a reference trim during memory read operations. The memory built-in self-test system can automatically set the reference trim for the memory device. The memory built-in self-test system includes a memory built-in self-test controller to prompt the memory device to perform the memory read operations with different test values for the reference trim. The memory built-in self-test system also includes a trim feedback circuit to determine when the memory device fails to correctly sense the values of the stored data using the test values for the reference trim, and set the reference trim for the memory device based, at least in part, on the failures of the memory device to correctly sense the stored data.





US 20240087665A1

(19) **United States**

(12) **Patent Application Publication**

Nadeau-Dostie et al.

(10) **Pub. No.: US 2024/0087665 A1**

(43) **Pub. Date: Mar. 14, 2024**

(54) **READ-ONLY MEMORY DIAGNOSIS AND REPAIR**

(71) Applicant: **Siemens Industry Software Inc.**,
Plano, TX (US)

(72) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Jongsin Yun, Portland, OR (US)

(73) Assignee: **Siemens Industry Software Inc.**,
Plano, TX (US)

(21) Appl. No.: **18/273,059**

(22) PCT Filed: **Jan. 29, 2021**

(86) PCT No.: **PCT/US2021/015762**
§ 371 (c)(1),
(2) Date: **Jul. 19, 2023**

Publication Classification


(51) **Int. Cl.**
G11C 29/38 (2006.01)
G11C 29/44 (2006.01)

(52) **U.S. Cl.**
CPC **G11C 29/38** (2013.01); **G11C 29/4401**
(2013.01)

(57) **ABSTRACT**

A testing circuit configured to test and diagnose a read-only memory comprises two multiple-input signature registers configured to generate two sets of signatures for multiple iterations of reading some or all of words stored in the read-only memory, control circuitry configured to control, according to a test algorithm, from which of the outputs of the read-only memory each of the two multiple-input signature registers receives test response signal bits for each of the reading operations during each of the iterations, and a faulty element location determination device configured to generate a faulty element location signal for the read-only memory based on results of comparing the two sets of signatures with reference signatures.

Flow Chart
300



- [54] **SERIAL TESTING TECHNIQUE FOR
EMBEDDED MEMORIES**
- [75] **Inventors: Benoit Nadeau-Dostie, Aylmer; Allan
Silburt, Ottawa; Vinod K. Agarwal,
Brossard, all of Canada**
- [73] **Assignee: Northern Telecom Limited, Montreal,
Canada**
- [21] **Appl. No.: 319,979**
- [22] **Filed: Mar. 7, 1989**
- [51] **Int. Cl.⁵ G06F 11/00**
- [52] **U.S. Cl. 371/21.1; 371/22.5;
371/27**
- [58] **Field of Search 371/21.1, 21.2, 21.3,
371/22.3, 22.2, 22.1, 22.5, 22.6, 25.1, 27;
365/201**

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,481,627	11/1984	Beauchesne	371/21.1
4,602,210	7/1986	Fasang	371/22.3
4,670,877	6/1987	Nishible	371/22.3
4,733,392	3/1988	Yamaguchi	371/21.1

OTHER PUBLICATIONS

Y. You, et al., "A Self-Testing Dynamic RAM Chip", Proc. MIT Conf. on Advanced Research in VLSI, 1/1984, pp. 159-168.

B. Nadeau-Dostie, et al., "BIST for Embedded Register Files", BIST Workshop, Kiawah Island, Charleston, SC., U.S.A., 3/23/1988.

Z. Sun et al., "Self-Testing of Embedded RAM's ",
Proc. IEEE Int. Test Conf. 10/1984, pp. 148-156.


F. P. M. Beenker et al., "IEEE Design & Test",
12/1986, pp. 26-32.

Primary Examiner—Jerry Smith
Assistant Examiner—Robert W. Beausoliel
Attorney, Agent, or Firm—Philip W. Jones

[57] **ABSTRACT**

A testing circuit interfaces serially with the data path of an embedded memory circuit formed from at least one memory unit having separated data input and output lines and tandem addressing. Part of the testing circuit is a series of two-input multiplexer units which are adapted to be embedded on the same chip as the memory circuit. The outputs of the multiplexer units connect to a respective one of the data input lines of the memory circuit. Excepting the first bit position, a first input of each multiplexer unit is adapted to connect to the data output line of the adjacent bit position in the memory circuit. The second inputs of the multiplexer units are adapted to connect to the data bus of the chip. A further part of the testing circuit is a finite state machine which is adapted to connect to the first input of the multiplexer unit at the first bit position and to the data output line at the least bit position. During testing, the finite state machine actuates the multiplexer units to connect the first bits, and for each address outputs a series of test bits, shifts those bits through the addressed word by a series of read and write operations, and examines those bit after their passage through the addressed word for defects in the memory circuit at that address. The finite state machine may or may not be embedded on the same chip as the memory circuit.

9 Claims, 7 Drawing Sheets



[54] **INTEGRATED CIRCUIT TESTING METHOD AND APPARATUS AND INTEGRATED CIRCUIT DEVICES FOR USE THEREWITH**

[75] Inventors: Philip S. Wilcox, Nepean; Benoit Nadeau-Dostie, Aylmer; Vinod K. Agarwal, Brossard, all of Canada

[73] Assignee: Northern Telecom Limited, Montreal, Canada

[21] Appl. No.: 247,258

[22] Filed: Sep. 21, 1988

[51] Int. Cl.⁵ G06F 11/00

[52] U.S. Cl. 371/68.1; 371/15.1; 371/22.3; 371/24; 371/25.1

[58] Field of Search 371/22.3, 68.1, 68.3, 371/71, 67.1, 25.1, 24, 22.1, 22.5, 22.6, 22.4, 15.1; 364/200 MS File, 900 MS File

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,244,048	1/1981	Tsui	371/22.3
4,426,699	1/1984	Tanaka	371/68.1
4,503,537	3/1985	McAnney	371/22.3
4,509,008	4/1985	Dasgupta	371/22.3

4,602,210	7/1986	Fasang	371/22.3
4,843,608	6/1989	Fu	371/68.1
4,879,717	11/1989	Sauerwald	371/22.3

Primary Examiner—Jerry Smith


Assistant Examiner—Robert W. Beausoliel

Attorney, Agent, or Firm—Morrison Law Firm, Thomas Morrison

[57] **ABSTRACT**

In a so-called "scan-design" arrangement for testing integrated circuits, whether at the device level or at system level, problems associated with the storage and handling of vast amounts of data from increasingly complex devices are addressed by testing a pair of identical integrated circuits simultaneously and using the binary vector generated by scanning one of these integrated circuits as the reference against which to compare the binary vector produced by scanning the other integrated circuit. A plurality of "scan-designed" integrated circuits may be connected in series, possibly in a ring, and each compared with its predecessor. Zero-display coupling across each device may be employed to allow each successive integrated circuit to be compared with the same reference circuit in the chain or ring.

11 Claims, 1 Drawing Sheet





US005323400A

United States Patent [19]

[11] Patent Number: 5,323,400

Agarwal et al.

[45] Date of Patent: Jun. 21, 1994

- [54] SCAN CELL FOR WEIGHTED RANDOM PATTERN GENERATION AND METHOD FOR ITS OPERATION
- [75] Inventors: Vinod Agarwal, Brossard; Benoit Nadeau-Dostie, Aylmer, both of Canada; Fidel Muradali, Tokyo, Japan
- [73] Assignee: Northern Telecom Limited, Montreal, Canada
- [21] Appl. No.: 756,703
- [22] Filed: Sep. 9, 1991
- [51] Int. Cl.⁵ H04B 17/00
- [52] U.S. Cl. 371/22.3; 371/27
- [58] Field of Search 371/22.3, 27, 15.1, 371/22.1, 22.5, 22.6; 324/73.1, 158 R

- [56] References Cited
- U.S. PATENT DOCUMENTS
- 4,366,393 12/1982 Kasuya 371/22.3
- 4,687,988 8/1987 Eichelberger et al. 324/73 AT
- 4,688,223 8/1987 Motika et al. 371/27
- 4,745,355 5/1988 Eichelberger et al. 324/73 R
- 5,043,988 8/1991 Brglez et al. 371/27

OTHER PUBLICATIONS

"Built-In Test for Complex Digital Integrated Cir-

cuits", Koneman et al, IEEE Journal of Solid State Circuits, vol. SC-15, No. 3, pp. 315-319, Jun. 1990.

"A New Procedure for Weighted Random Built-In Self-Test", Muradali et al, Proceedings of the 1990 International Tsst Conference, (Paper 30.2, pp. 660-669), published Sep. 10, 1990.

Primary Examiner—Robert W. Beausoliel, Jr.


Assistant Examiner—Phung M. Chung

Attorney, Agent, or Firm—C. W. Junkin

[57] ABSTRACT

A scan cell comprises a flip-flop, a mode selector and a weighting network. The mode selector responds to a mode-select signal by selectively applying a circuit data input signal or a scan data input signal to a data input of the flip-flop. The weighting network responds to one logic state of a weight-select signal by applying a circuit data signal substantially identical to a scan data output signal appearing at a scan data output of the flip-flop to a circuit data output. The weighting network responds to another logic state of the weightselect signal by applying a circuit data output signal having a predetermined ratio of occurrences of one logic state to occurrences of another logic state to the circuit data output. The scan cell is used for generating weighted random patterns in scan chains for scan testing digital systems.

15 Claims, 4 Drawing Sheets





US005812469A

United States Patent [19]

Nadeau-Dostie et al.

[11] Patent Number: 5,812,469

[45] Date of Patent: Sep. 22, 1998

[54] METHOD AND APPARATUS FOR TESTING MULTI-PORT MEMORY

[75] Inventors: Benoit Nadeau-Dostie; Jean-Francois Côté, both of Aylmer, Canada

[73] Assignee: Logic Vision, Inc., San Jose, Calif.

[21] Appl. No.: 775,856

[22] Filed: Dec. 31, 1996

[51] Int. Cl.⁶ G11C 7/00

[52] U.S. Cl. 365/201; 365/230.05

[58] Field of Search 365/201, 230.05, 365/139.04, 220, 221; 371/21.1, 21.2, 25.1, 67.1

[56] References Cited

U.S. PATENT DOCUMENTS

5,566,371 10/1996 Ogawa 365/230.05
5,579,322 11/1996 Orquera 371/21.1
5,590,087 12/1996 Chung 365/230.05

OTHER PUBLICATIONS

Ad J. van de Goor et al., "Fault Models and Tests for Ring Address Type FIFOs", VLSI Test Symposium (IEEE) Jun., 1994, pp. 300-305.

T. Matsumura, "An Efficient Test Method for Embedded Multi-port RAM with BIST Circuitry", International Test Conference 1995, pp. 62-67.

B. Nadeau-Dostie et al., "Serial Interfacing for Embedded-Memory Testing", IEEE Design & Test of Computers, Apr. 1990, pp. 52-63.


Primary Examiner—A. Zarabian

Attorney, Agent, or Firm—Skjerven, Morrill, MacPherson, Franklin & Friel LLP; Norman R. Klivans

[57] ABSTRACT

A method of and apparatus for testing multi-port memory performs a shadow read to an adjacent memory cell concurrent with a write operation associated with typical read-write testing. In the presence of a bit wire short or a word wire short, the concurrent read of an adjacent memory cell will cause the value of that cell to be corrupted. The corrupted value is then found by the read-write testing. Consequently, the testing takes no longer than read-write testing. In addition, the testing scheme can be modified for memory with read only ports. An embodiment of the apparatus employs an exclusive OR gate on the least significant bit of the test row address line to generate the shadow read address.

4 Claims, 4 Drawing Sheets





US006000051A

United States Patent [19][11] **Patent Number:** **6,000,051****Nadeau-Dostie et al.**[45] **Date of Patent:** **Dec. 7, 1999**[54] **METHOD AND APPARATUS FOR HIGH-SPEED INTERCONNECT TESTING**[75] Inventors: **Benoit Nadeau-Dostie; Jean-Francois Côté**, both of Aylmer, Canada[73] Assignee: **Logic Vision, Inc.**, San Jose, Calif.[21] Appl. No.: **08/948,842**[22] Filed: **Oct. 10, 1997**[51] **Int. Cl.⁶** **G01R 31/28**[52] **U.S. Cl.** **714/727; 714/731; 327/144**[58] **Field of Search** 714/731, 727, 714/726, 724, 729, 733, 734, 814, 815, 30; 327/144, 141; 377/77, 78, 81[56] **References Cited****U.S. PATENT DOCUMENTS**

4,494,066	1/1985	Goel et al.	714/726
5,109,190	4/1992	Sakashita et al.	714/727
5,463,338	10/1995	Yurash	327/202
5,774,476	6/1998	Pressly et al.	714/726

OTHER PUBLICATIONS

Y. Zorian et al., "An Effective Multi-Chip BIST Scheme", *Journal of Electronic Testing: Theory and Applications* 10, (1997), pp. 87-95.

T.M. Storey et al., "A Test Methodology for High Performance MCMs", *Journal of Electronic Testing: Theory and Applications* 10, (1977), pp. 109-118.

C. Maunder et al., "Boundary-Scan, A framework for structured design-for-test", *IEEE 1987 International Test Conference*, Paper 30.1, (1987), pp. 714-723.


IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1-1990 (Includes IEEE Standard 1149.1a-1993) pp. 1-1 to 1-5; 5-1 to 5-16.

Primary Examiner—Trinh L. Tu

Attorney, Agent, or Firm—Skjerven, Morrill, MacPherson, Franklin & Friel LLP; Norman R. Klivans

[57] **ABSTRACT**

A method of testing high speed interconnectivity of circuit boards having components operable at a high speed system clock, employing an IEEE 1149.1 standard test method in which test data is shifted into and from the components at the rate of a test clock during Shift_In and Shift_Out operations, and having an Update operation and a Capture operation between the Shift_In and Shift_Out operations, the components including a first group of components capable of performing the Update and Capture operations at the rate of the Test Clock only and a second group of components capable of performing the Update and Capture operations at the rate of the system clock, the method comprising the steps of performing the Shift_In operation in all of the components concurrently at the rate of the Test Clock; performing the Update and Capture Operations in the first group of components at the rate of the Test Clock; and performing the Update and Capture Operations in the second group of components at the rate of the system Clock. The method employs a novel integrated circuit, test controller and boundary scan cells.

43 Claims, 8 Drawing Sheets



US006046946A

United States Patent [19][11] **Patent Number:** **6,046,946****Nadeau-Dostie et al.**[45] **Date of Patent:** **Apr. 4, 2000**

[54] **METHOD AND APPARATUS FOR TESTING MULTI-PORT MEMORY USING SHADOW READ**

[75] Inventors: **Benoit Nadeau-Dostie; Jean-François Côté**, both of Aylmer, Canada

[73] Assignee: **Logic Visions, Inc.**, San Jose, Calif.

[21] Appl. No.: **09/047,233**

[22] Filed: **Mar. 25, 1998**

Related U.S. Application Data

[63] Continuation of application No. 08/775,856, Dec. 31, 1996, Pat. No. 5,812,469.

[51] **Int. Cl.⁷** **G11C 7/00**

[52] **U.S. Cl.** **365/201; 365/230.05**

[58] **Field of Search** 365/201, 230.05, 365/189.04, 220, 221; 371/21.1, 21.2

References Cited

U.S. PATENT DOCUMENTS

5,566,371 10/1996 Ogawa 365/230.03
5,579,322 11/1996 Onodera 371/22.3
5,590,087 12/1996 Chung et al. 365/230.05

OTHER PUBLICATIONS

Ad J. van de Goor et al., "Fault Models and Tests for Ring Address Type FIFOs", VLSI Test Symposium (IEEE) Jun. 1994, pp. 300–305.

T. Matsumura, "An Efficient Test Method for Embedded Multi-port RAM with BIST Circuitry", International Test Conference, 1995, pp. 62–67.

B. Nadie-Dostie et al., "Serial Interfacing for Embedded-Memory Testing" IEEE Design and Test of Computers, Apr. 1990, pp. 52–63.


Primary Examiner—A. Zarabian

Attorney, Agent, or Firm—Skjerven, Morrill MacPherson, Franklin & Friel LLP; Norman R. Klivans

[57] **ABSTRACT**

A method of and apparatus for testing multi-port memory performs a shadow read to an adjacent memory cell concurrent with a write operation associated with typical read-write testing. In the presence of a bit wire short or a word wired short, the concurrent read of an adjacent memory cell will cause the value of that cell to be corrupted. The corrupted value is then found by the read-write testing. Consequently, the testing takes no longer than read-write testing. In addition, the testing scheme can be modified for memory with read only ports. An embodiment of the apparatus employs an exclusive OR gate on the least significant bit of the test row address line to generate the shadow read address.

21 Claims, 4 Drawing Sheets





US006115827A

United States Patent [19]

Nadeau-Dostie et al.

[11] Patent Number: 6,115,827

[45] Date of Patent: Sep. 5, 2000

[54] CLOCK SKEW MANAGEMENT METHOD AND APPARATUS

[75] Inventors: Benoit Nadeau-Dostie; Jean-François Cote, both of Aylmer, Canada

[73] Assignee: LogicVision, Inc., San Jose, Calif.

[21] Appl. No.: 09/209,790

[22] Filed: Dec. 11, 1998

[30] Foreign Application Priority Data

Dec. 29, 1997 [CA] Canada 2225879

[51] Int. Cl.⁷ G06F 1/04

[52] U.S. Cl. 713/503; 713/502

[58] Field of Search 713/500, 501, 713/502, 503

[56] References Cited

U.S. PATENT DOCUMENTS

4,692,633 9/1987 Ngai et al. 307/269
5,621,651 4/1997 Swoboda 364/489
5,680,543 10/1997 Bhawmik 395/183.06
5,900,753 5/1999 Cote et al. 327/145
5,909,451 6/1999 Lach et al. 371/22.31
5,949,692 9/1999 Beausang et al. 364/491

OTHER PUBLICATIONS

Anthes, G.H., "SecurID keeps passwords a'changing," *Computerworld*, pp. 51,52 (Mar. 1994).

Burke S., "At Sun, it's really all in the cards," *Computer Reseller News*, downloaded May 18, 1999, <http://www.crn.com/print-archive/19980420/785inter106.asp> (Apr. 1998).

"Coming: A real cash card," downloaded on Feb. 23, 1998, <http://www.pathfinder.com/@caok53nzoqeaqh03/asiaweek/95/1103/feat8.html>. (Nov. 1995).

Coopers & Lybrand "The mondex project," downloaded on Feb. 23, 1998, <http://www.uk.coopers.com/management-consulting/recruitment/mondex.html>.

(List continued on next page.)

Primary Examiner—William Grant


Assistant Examiner—Ronald D Hartman, Jr.

Attorney, Agent, or Firm—Fields and Johnson, P.C.

[57] ABSTRACT

A method of testing an integrated circuit having core logic with two or more clock domains and at least one signal path originating in one clock domain and terminating in an other clock domain, each signal path having a source control element in the one clock domain and an associated destination control element in the other clock domain, each the control element being a scannable memory element, the method comprising the steps of, for each the control element shifting a test stimulus into all scannable elements in the core logic; placing an associated source control element in a hold mode for a predetermined number of clock cycles prior to a capture operation so that the source control element holds its output constant during the predetermined number of clock cycles; performing a capture operation for capturing the data output in response to the test stimulus by the control element and by all other scannable elements which are not control elements; maintaining an associated source control element in a hold mode for a predetermined number of clock cycles following a capture operation so that the source control element holds its output constant during the predetermined number of clock cycles; shifting out data captured in the capturing step; and analyzing the data captured in the capturing step. An integrated circuit for use with the method comprises a source control element and an associated destination control associated with each signal path for exchanging data between the one and the other of the clock domains, the source control element being located in the one clock domain and the associated destination element being located in the other domain; each control element being a scannable memory element having an input and an output and being configurable a SHIFT mode for shifting data from its input to its output and a CAPTURE mode for capturing data applied its input, each the source control element being further configurable in a HOLD mode for holding its output constant; and the control elements being configurable in the modes in response to predetermined combinations of a Scan Enable signal for enabling or disabling shifting of data therethrough and a Capture Disable signal having a one value to cause a recipient control element to enable the capture mode and another value to cause a recipient control element to suppress the capture mode.

43 Claims, 12 Drawing Sheets





US006145105A

United States Patent [19][11] **Patent Number:** **6,145,105****Nadeau-Dostie et al.**[45] **Date of Patent:** **Nov. 7, 2000**[54] **METHOD AND APPARATUS FOR SCAN TESTING DIGITAL CIRCUITS**[75] Inventors: **Benoit Nadeau-Dostie; Jean-François Côté**, both of Aylmer; **Dwayne Burek**, Nepean, all of Canada[73] Assignee: **LogicVision, Inc.**, San Jose, Calif.[21] Appl. No.: **09/192,839**[22] Filed: **Nov. 16, 1998****Related U.S. Application Data**

[63] Continuation of application No. 08/752,499, Nov. 20, 1996.

[51] **Int. Cl.⁷** **G01R 31/28**[52] **U.S. Cl.** **714/726**[58] **Field of Search** 714/726, 727, 714/728, 733, 736, 30; 324/765[56] **References Cited****U.S. PATENT DOCUMENTS**

4,503,537	3/1985	McAnney	714/728
5,329,533	7/1994	Lin	714/727
5,349,587	9/1994	Nadeau-Dostie et al.	714/727
5,459,736	10/1995	Nakamura	714/727

5,519,714	5/1996	Nakamura et al.	714/727
5,533,032	7/1996	Johnson	714/733
5,614,838	3/1997	Jaber et al.	324/765
5,627,841	5/1997	Nakamura	714/731

OTHER PUBLICATIONS

Kee Sup Kim and Len Schultz, "Multi-Frequency, Multi-Phase Scan Chain," IEEE International Test Conference 1994, Paper 11.1, pp. 323-330.


Primary Examiner—Albert De Cady

Assistant Examiner—Jason Greene

Attorney, Agent, or Firm—Skjerven, Morrill, MacPherson, Franklin & Friel LLP; Norman R. Klivans

[57] **ABSTRACT**

A method and digital system for testing scannable memory and combinational networks. The scannable memory is configurable into several scan chains. Each chain may have a different effective clock rate, as determined by respective clock enable signals. The method and digital system allow scan testing of digital circuits that use a single operational clock rate and several functional clock enable signals to effect slower lock operating rates. The digital system includes memory elements having scan enable and clock enable inputs.

28 Claims, 9 Drawing Sheets



US006363520B1

(12) **United States Patent**
Boubezari et al.

(10) **Patent No.:** **US 6,363,520 B1**
(45) **Date of Patent:** **Mar. 26, 2002**

(54) **METHOD FOR TESTABILITY ANALYSIS AND TEST POINT INSERTION AT THE RT-LEVEL OF A HARDWARE DEVELOPMENT LANGUAGE (HDL) SPECIFICATION**

(75) Inventors: **Samir Boubezari**, Mountain View, CA (US); **Eduard Cerny**; **Bozena Kaminska**, both of Montreal (CA); **Benoit Nadeau-Dostie**, Aylmer (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/098,555**

(22) Filed: **Jun. 16, 1998**

(51) **Int. Cl.**⁷ **G06F 17/50**; G06F 17/10; G06F 7/60

(52) **U.S. Cl.** **716/18**; 716/2; 716/4

(58) **Field of Search** 716/18, 4

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,791,578	A	*	12/1988	Fazio et al.	364/488
5,043,986	A		8/1991	Agrawal et al.	371/25.1
5,329,533	A		7/1994	Lin	371/22.3
5,379,303	A	*	1/1995	Levitt	371/27
5,450,414	A		9/1995	Lin	371/22.3
5,513,123	A	*	4/1996	Dey et al.	364/489
5,828,828	A	*	10/1998	Lin et al.	395/183.06
6,038,691	A	*	3/2000	Nakao et al.	714/733

OTHER PUBLICATIONS

H. Fujiwara, Computational Complexity of Controllability/Observability Problems for Combinational Circuits, 18th International Symposium on Fault-Tolerant Computing, pp. 64-69, Jun. 1988.*

C.H. Chen et al., An Approach to Functional Level Testability Analysis, 1989 International Test Conference, pp. 373-380, Aug. 1989.*

C.H. Chen et al., Behavioral Synthesis for Testability, 1992 IEEE/ACM International Conference on Computer-Aided Design, pp. 612-615, Nov. 1992.*

C.P. Ravikumar et al., HISCOAP: A Hierarchical Testability Analysis Tool, 8th International Conference on VLSI Design, pp. 272-277, Jan. 1995.*

Y. Fang et al., Efficient Testability Enhancement for Combinational Circuit, 1995 International Conference on Computer Design, pp. 168-172, Oct. 1995.*

S. Boubezari et al., Testability Analysis and Test-Point Insertion in RTL VHDL Specifications for Scan-Based BIST, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1327-1340, Sep. 1999.*

(List continued on next page.)

Primary Examiner—Matthew Smith


Assistant Examiner—A. M. Thompson

(74) *Attorney, Agent, or Firm*—Sheridan Ross P.C.

(57) **ABSTRACT**

A method is provided for producing a synthesizable RT-Level specification, having a testability enhancement from a starting RT-Level specification representative of a circuit to be designed, for input to a synthesis tool to generate a gate-level circuit. The method includes the steps of performing a testability analysis on a Directed Acyclic Graph by computing and propagating Testability Measures forward and backward through VHDL statements, identifying the bits of each signal and/or variable, and adding test point statements into the specification at the RT-Level to improve testability of the circuit to be designed. The computation of Controllability and Observability method is purely functional, and does not subsume the knowledge of a gate-level implementation of the circuit being analyzed.

36 Claims, 7 Drawing Sheets





US006442722B1

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,442,722 B1**
(45) **Date of Patent:** **Aug. 27, 2002**

(54) **METHOD AND APPARATUS FOR TESTING CIRCUITS WITH MULTIPLE CLOCKS**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
David P. Buck, San Francisco, CA (US)

(73) Assignee: **Logicvision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/430,686**

(22) Filed: **Oct. 29, 1999**

(51) **Int. Cl.**⁷ **G01R 31/28**

(52) **U.S. Cl.** **714/731; 714/729**

(58) **Field of Search** **714/726, 729, 714/731**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,008,618	A	*	4/1991	Van Der Star	714/729
5,173,904	A	*	12/1992	Daniels et al.	714/729
5,349,587	A	*	9/1994	Nadeau-Dostie et al.	714/729
5,428,622	A	*	6/1995	Kuban et al.	324/73.1
5,504,756	A	*	4/1996	Kim et al.	324/73.1

(List continued on next page.)

OTHER PUBLICATIONS

Crouch, A.L.; Mateja, M.; McLaurin, T.L.; Potter, J.C. and Tran, D.; The testability features of the 3rd generation ColdFire/sup (R)/ family of microprocessors; Motorola Inc., Austin, TX, USA; This paper appears in: Test Conference, 1999. Proceedings. Inte.*

(List continued on next page.)


Primary Examiner—Albert Decady
Assistant Examiner—Joseph D. Torres


(74) *Attorney, Agent, or Firm*—Sheridan Ross P.C.

(57) **ABSTRACT**

A method of testing a circuit having two or more clock domains at respective domain test clock rates and under control of a main test clock signal, the circuit having core logic, a plurality of scannable memory elements, each having a clock input, an input connected to an output of the core logic and/or an output connected to an input to the core logic, and configurable in scan mode in which the memory elements are connected to define one or more scan chains in each domain and in normal mode in which the memory elements are connected to the core logic in normal operational mode, the method comprising configuring the memory elements in scan mode; concurrently clocking a test stimulus into each scan chain of each clock domain including, for each clock domain having a domain test clock signal which is synchronous with respect to the main test clock signal, clocking the test stimulus at a shift clock rate derived from the main test clock signal and, for each clock domain having a domain test clock signal which is asynchronous with respect to the main test clock signal, clocking all but a predetermined number of bits of the test stimulus at a first domain shift clock rate derived from the main test clock signal followed by clocking the predetermined number of bits of the test stimulus at a second domain shift clock rate corresponding to the domain test clock rate; configuring the memory elements of each scan chain in normal mode in which the memory elements of each scan chain are interconnected by the core logic in the normal operational mode; clocking each memory element in each scan chain at its respective domain test clock rate for at least one clock cycle thereof; configuring the memory elements in scan mode; and clocking a test response pattern out of each of the scan chains at its respective domain shift clock rate during a respective scan-out interval, all respective scan-out intervals overlapping in time for a plurality of clock cycles at the highest of the respective clock rates.

34 Claims, 12 Drawing Sheets





US006457161B1

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,457,161 B1**
(45) **Date of Patent:** **Sep. 24, 2002**

(54) **METHOD AND PROGRAM PRODUCT FOR MODELING CIRCUITS WITH LATCH BASED DESIGN**

(76) Inventors: **Benoit Nadeau-Dostie**, 17 Croissant de la Paix, Aylmer, Quebec (CA), J9H 3X7; **Fadi Maamari**, 1038 Camino Ricardo, San Jose, CA (US) 95125; **Dwayne Burek**, 5649 Le Fevre Dr., San Jose, CA (US) 95118

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 64 days.

(21) Appl. No.: **09/817,298**

(22) Filed: **Mar. 27, 2001**

(51) Int. Cl.⁷ **G06F 17/50**

(52) U.S. Cl. **716/6; 716/3**

(58) Field of Search **716/6, 3, 5, 21**

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,783,254 A	1/1974	Eichelberger
5,619,511 A	4/1997	Sugisawa et al.
5,742,190 A	4/1998	Banik et al.
5,872,795 A	2/1999	Parvathala et al.

6,247,154 B1 *	6/2001	Bushnell et al.	714/733
6,247,165 B1 *	6/2001	Wohl et al.	716/21

OTHER PUBLICATIONS

E.B. Eichelberger et al, "Logic Design Structure for LSI Testability", The Proceedings of the 14th Design Automation Conference, 1977, pp. 462-468.

* cited by examiner

Primary Examiner—Timothy P. Callahan


Assistant Examiner—Cassandra Cox

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A method of and computer program product for modeling a logic circuit having combinational logic and latches, in which the latches are clocked by one of a first clock phase, a second clock phase or a pulse derived from the second clock phase, a subset of latches being scannable, comprises, for each latch in the logic circuit, associating the latch with one of the first and second clock phase; and when latch is associated with the first clock phase, modeling the latch as a buffer connected between the data input and output of latch; and when the latch is associated with the second clock phase, modeling the latch as an edge-triggered flip-flop having the same data input, data output and clock input as the latch.

25 Claims, 4 Drawing Sheets





US006510534B1

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** US 6,510,534 B1
(45) **Date of Patent:** Jan. 21, 2003

(54) **METHOD AND APPARATUS FOR TESTING
HIGH PERFORMANCE CIRCUITS**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Fadi Maamari, San Jose, CA (US);
Dwayne Burek, San Jose, CA (US);
Jean-Francois Cote, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 361 days.

(21) Appl. No.: **09/607,128**

(22) Filed: **Jun. 29, 2000**

(51) Int. Cl.⁷ **G01R 31/28**

(52) U.S. Cl. **714/724; 714/726; 714/729;
714/731**

(58) Field of Search 714/724, 726,
714/727, 728, 731, 733, 736, 30, 735, 729;
327/765; 365/201

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,349,587 A 9/1994 Nadeau-Dostie et al. ... 714/729
5,450,418 A * 9/1995 Ganapathy 714/735
5,889,788 A * 3/1999 Pressly et al. 714/726
6,145,105 A * 11/2000 Nadeau-Dostie et al. ... 714/726
6,327,684 B1 * 12/2001 Nadeau-Dostie et al. ... 714/731
6,327,685 B1 * 12/2001 Koprowski et al. 365/201
6,442,722 B1 * 8/2002 Nadeau-Dostie et al. ... 714/731

FOREIGN PATENT DOCUMENTS

EP 0 549 130 A2 6/1993

* cited by examiner


Primary Examiner—Emmanuel L. Moise

(74) *Attorney, Agent, or Firm*—Sheridan Ross P.C.

(57) **ABSTRACT**

A method for at-speed testing high-performance digital systems and circuits having combinational logic and memory elements that may be both scannable and non-scannable is performed by enabling at least two clock pulses during a capture sequence following a shift sequence. The method provides for initialization of any non-scannable memory elements via the scannable memory elements at the beginning of the test before an at-speed test is performed. During initialization, control logic generates a signal to disable the generation of system clock pulses for capture. Instead, only one clock cycle derived from the test clock or a system clock is generated to initialize the non-scannable elements. The number of shift sequences required depends on the maximum number of non-scannable elements that must be traversed between two scannable memory elements. During the same initialization period, the output response analyzer is disabled since unknown data values will present in the stream of data shifted out. A test controller is clocked a test clock and includes a clock generation module for generating shift and capture clocks. The test clock can be an independent and asynchronous clock or derived from the system clock. The test can also be performed by using only the test clock in the case only the test clock is available or for diagnostic and debug purposes.

44 Claims, 4 Drawing Sheets





US006536008B1

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,536,008 B1**
(45) **Date of Patent:** **Mar. 18, 2003**

(54) **FAULT INSERTION METHOD, BOUNDARY SCAN CELLS, AND INTEGRATED CIRCUIT FOR USE THEREWITH**

(75) Inventors: **Benoit Nadeau-Dostie**, Alymer (CA);
Jean-François Cote, Alymer (CA);
Pierre Gauthier, Alymer (CA)

(73) Assignee: **Logic Vision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/181,077**

(22) Filed: **Oct. 27, 1998**

(51) Int. Cl.⁷ **G01R 31/28**

(52) U.S. Cl. **714/726; 714/727**

(58) Field of Search 714/703, 726,
714/724, 727, 729, 733, 734; 324/158 R

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,308,616 A	12/1981	Timoc	371/23
4,669,081 A	5/1987	Mathewes, Jr. et al.	371/3
4,759,019 A	7/1988	Bentley et al.	371/3
4,835,459 A	5/1989	Hamlin et al.	324/73
4,875,209 A	10/1989	Mathewes, Jr. et al.	371/3
4,996,688 A *	2/1991	Byers et al.	714/703
5,058,112 A	10/1991	Namitz et al.	371/3
5,115,435 A *	5/1992	Langford, II et al.	714/726
5,130,988 A	7/1992	Wilcox et al.	371/22.3
5,130,989 A *	7/1992	Anderson et al.	714/726
5,189,365 A *	2/1993	Ikeda et al.	324/158 R
5,414,715 A *	5/1995	Hamblin et al.	714/724
5,428,624 A	6/1995	Blair et al.	371/22.3
5,561,762 A	10/1996	Smith et al.	395/183.09
6,108,807 A *	8/2000	Ke	714/726

OTHER PUBLICATIONS

Parker, in *The Boundary-Scan Handbook*, Kluwer Academic Pub., Dordrecht (The Netherlands), Boston, New York London, Sep., 1998, pp. 163–165.

Wuudiann Ke; “Hybrid Pin Control Using Boundary-Scan and its Applications”; *Proceedings of ATS IEEE*; 1996, pps. 44–49.

Nadeau-Dostie et al., “A new hardware fault insertion scheme for system diagnostics verification”, International Test Conference —ITC’95, Oct. 1995, 9 pp.

S. Chau, “Fault Injection Boundary Scan Design for Verification of Fault Tolerant Systems”, International Test Conference —ITC’94, Oct. 1994, pp. 677–682.

S. Chau, “Fault Injection Scan Design For Enhanced VLSI Design Verification”, International Test Conference —ITC’93, Oct. 1993, pp. 109–111.

R. Sedmak, “Boundary-Scan: Beyond Production Test”, 12th VLSI Test Symposium (1994), Cherry Hill, NJ, pp. 415–420.

* cited by examiner


Primary Examiner—David Ton

(74) *Attorney, Agent, or Firm*—Sheridan Ross P.C.

(57) **ABSTRACT**

A number of fault injection circuits and corresponding methods for injecting correlated, uncorrelated, non-persistent and persisting faults at the primary outputs of boundary scan cells are disclosed. Fault data is loaded in the boundary scan cell update latch of all boundary scan cells at which a fault is to be injected. The fault injection circuits generate a fault inject signal which is applied to the control input of the standard cell output selector, an active signal causing the content of the update latch to be applied to the cell primary output. In order to provide for scan testing of the fault injection circuitry, the boundary scan cell shift and update latches and the fault flag latch (if employed) are provided with hold capability so that the contents of these elements can be controlled and their input captured in accordance with standard scan testing techniques.

76 Claims, 13 Drawing Sheets





US006614263B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** US 6,614,263 B2
(45) **Date of Patent:** Sep. 2, 2003

(54) **METHOD AND CIRCUITRY FOR CONTROLLING CLOCKS OF EMBEDDED BLOCKS DURING LOGIC BIST TEST MODE**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-Francois Côté, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **10/125,384**

(22) Filed: **Apr. 19, 2002**

(65) **Prior Publication Data**

US 2003/0146777 A1 Aug. 7, 2003

Related U.S. Application Data

(60) Provisional application No. 60/353,951, filed on Feb. 5, 2002.

(51) **Int. Cl.**⁷ **H03K 19/00**

(52) **U.S. Cl.** **326/93; 326/38; 326/16**

(58) **Field of Search** 326/37-41, 93-98, 326/16

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,800,564 A * 1/1989 DeFazio et al. 714/814
5,336,950 A * 8/1994 Popli et al. 326/39
5,651,013 A * 7/1997 Iadanza 714/731
5,850,150 A * 12/1998 Mitra et al. 326/16

* cited by examiner


Primary Examiner—Don Le

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

One aspect of the invention is generally defined as a method of designing an integrated circuit for distributing test clock signals to embedded cores having at least one core functional clock input, the method comprising, for each core, providing a clock gating circuit for selectively disabling a core functional clock signal applied to a core primary clock input; and providing a core clock selection circuit for each secondary core functional clock input for selecting one of a core functional clock signal output by the gating circuit and a core test clock signal and applying a selected signal to the each secondary core functional clock input.

54 Claims, 3 Drawing Sheets





US006615392B1

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,615,392 B1**
(45) **Date of Patent:** **Sep. 2, 2003**

(54) **HIERARCHICAL DESIGN AND TEST METHOD AND SYSTEM, PROGRAM PRODUCT EMBODYING THE METHOD AND INTEGRATED CIRCUIT PRODUCED THEREBY**

6,405,335 B1 * 6/2002 Whetsel 714/726
6,405,355 B1 * 6/2002 Duggirala et al. 716/8

OTHER PUBLICATIONS

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Dwayne Burek, San Jose, CA (US);
Jean-Francois Cote, Chelsea (CA);
Sonny Ngai San Shum, San Jose, CA (US);
Pierre Girouard, San Jose, CA (US);
Pierre Gauthier, Aylmer (CA);
Sai Kennedy Vedantam, Saratoga, CA (US);
Luc Romain, Aylmer (CA);
Charles Bernard, Hollister, CA (US)

Touba, Nur A., et al., "Testing Embedded Cores Using Partial Isolation Rings", pp. 10–16, *IEEE*, 1997.

Marinissen, Erik Jan, et al., "Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores", 10 pages.

* cited by examiner

(73) Assignee: **Logicvision, Inc.**, San Jose, CA (US)

Primary Examiner—Vuthe Siek
Assistant Examiner—Binh Tat
(74) *Attorney, Agent, or Firm*—Sheridan Ross P.C.

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 384 days.

(21) Appl. No.: **09/626,877**
(22) Filed: **Jul. 27, 2000**


(51) **Int. Cl.**⁷ **G06F 9/45**
(52) **U.S. Cl.** **716/5; 716/4; 716/18**
(58) **Field of Search** 716/5, 6, 7, 8,
716/14, 12; 714/726, 728

(57) **ABSTRACT**

A method for use in the hierarchical design of integrated circuits having at least one module, each the module having functional memory elements and combinational logic, the method comprising reading in a description of the circuit; replacing the description of each functional memory element of the modules with a description of a scannable memory element configurable in scan mode and capture mode; partitioning each module into an internal partition and a peripheral partition by converting the description of selected scannable memory elements into a description of peripheral scannable memory elements which are configurable in an internal test mode, an external test mode and a normal operation mode; modifying the description of modules in the circuit description so as to arrange the memory elements into scan chains in which peripheral and internal scannable memory elements of each module are controlled by an associated module test controller when configured in internal test mode; and peripheral scannable memory elements of each module are controlled by a top-level test controller when configured in an external test mode; and verifying the correct operation of the internal test mode and the external test mode of the circuit.

(56) **References Cited**
U.S. PATENT DOCUMENTS
4,802,163 A 1/1989 Hirabayashi 371/15
5,067,091 A 11/1991 Nakazawa 364/490
5,323,400 A * 6/1994 Agarwal et al. 714/728
5,469,445 A * 11/1995 Nicolaidis 714/726
5,477,548 A 12/1995 Beenker et al. 371/22.3
5,638,380 A 6/1997 De 371/22.3
5,696,771 A 12/1997 Beausang et al. 371/22.3
5,828,579 A 10/1998 Beausang 364/488
5,903,578 A 5/1999 De et al. 371/22.31
5,949,692 A 9/1999 Beausang et al. 364/491
6,292,929 B2 * 9/2001 Scepanovic et al. 716/14
6,378,093 B1 * 4/2002 Whetsel 714/726

75 Claims, 7 Drawing Sheets





US006671839B1

(12) **United States Patent**
Côt       al.

(10) **Patent No.:** **US 6,671,839 B1**
(45) **Date of Patent:** **Dec. 30, 2003**

(54) **SCAN TEST METHOD FOR PROVIDING
REAL TIME IDENTIFICATION OF FAILING
TEST PATTERNS AND TEST BIST
CONTROLLER FOR USE THEREWITH**

4,801,870 A 1/1989 Eichelberger et al.
5,732,209 A 3/1998 Vigil et al.
5,831,992 A * 11/1998 Wu 714/732
5,930,270 A 7/1999 Forlenza et al.

(75) Inventors: **Jean-Fran       C      **, Chelsea (CA);
Beno       Nadeau-Dostie, Aylmer (CA)

* cited by examiner

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

Primary Examiner—Albert Decady
Assistant Examiner—Guy Lamarre
(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.


(57) **ABSTRACT**


(21) Appl. No.: **10/180,116**
(22) Filed: **Jun. 27, 2002**
(51) **Int. Cl.**⁷ **G01R 31/28**
(52) **U.S. Cl.** **714/726; 324/16; 324/46**
(58) **Field of Search** **714/726–739;**
324/765, 46, 16

A method of scan testing an integrated circuit to provide real time identification of a block of test patterns having at least one failing test pattern comprises performing a number of test operations and storing a test response signature corresponding to each block of test patterns into a signature register; replacing the test response signature in the signature register with a test block expected signature; identifying the block as a failing test block when the test response signature is different from the test block expected signature; and repeating preceding steps until the test is complete.

(56) **References Cited**
U.S. PATENT DOCUMENTS
4,652,814 A * 3/1987 Groves et al. 714/738

70 Claims, 8 Drawing Sheets





US006738938B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,738,938 B2**
(45) **Date of Patent:** **May 18, 2004**

(54) **METHOD FOR COLLECTING FAILURE INFORMATION FOR A MEMORY USING AN EMBEDDED TEST CONTROLLER**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-François Côté, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 8 days.

(21) Appl. No.: **10/156,117**

(22) Filed: **May 29, 2002**

(65) **Prior Publication Data**

US 2003/0226073 A1 Dec. 4, 2003

(51) **Int. Cl.**⁷ **G11C 29/00**

(52) **U.S. Cl.** **714/719; 714/718; 714/704**

(58) **Field of Search** **714/718, 719, 714/736, 704**

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,962,687 A * 6/1976 Suzumura et al.

4,369,511 A * 1/1983 Kimura et al.
4,969,148 A 11/1990 Nadeau-Dostie et al.
5,610,925 A * 3/1997 Takahashi
5,912,901 A 6/1999 Adams et al.
6,578,169 B1 * 6/2003 Le et al. 714/736


* cited by examiner

Primary Examiner—Phung M. Chung
(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A method of collecting failure information when testing a memory comprises performing a test of the memory according to a test algorithm, and, while performing the test, counting failure events which occur after a predetermined number of masked events; stopping the test upon occurrence of a stopping criterion which comprises one of occurrence of a first failure event, a change of a test operation; a change of a memory column address; a change of a memory row address; a change of a memory bank address; and a change of a test algorithm phase; and storing failure information.

52 Claims, 3 Drawing Sheets





US006745359B2

(12) **United States Patent**
Nadeau-Dostie

(10) **Patent No.:** **US 6,745,359 B2**
(45) **Date of Patent:** **Jun. 1, 2004**

(54) **METHOD OF MASKING CORRUPT BITS DURING SIGNATURE ANALYSIS AND CIRCUIT FOR USE THEREWITH**

(75) Inventor: **Benoit Nadeau-Dostie**, Aylmer (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 103 days.

(21) Appl. No.: **10/162,917**

(22) Filed: **Jun. 6, 2002**

(65) **Prior Publication Data**

US 2003/0229833 A1 Dec. 11, 2003

(51) **Int. Cl.⁷** **G01R 37/28**
(52) **U.S. Cl.** **714/726**
(58) **Field of Search** 714/732, 724,
714/726, 727; 326/16

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,503,537 A 3/1985 McAnney
4,817,093 A 3/1989 Jacobs et al.

5,694,402 A 12/1997 Butler et al.
5,887,003 A 3/1999 Ranson et al.
6,158,033 A 12/2000 Wagner et al.
6,477,672 B1 11/2002 Satoh
6,557,129 B1 4/2003 Rajski et al.

FOREIGN PATENT DOCUMENTS

WO WO 01/38889 A1 5/2001

OTHER PUBLICATIONS


Rajski et al., "Fault Diagnosis in Scan-Based Designs", International Test Conference 1997 Proceedings, Nov. 1-6, 1997, p. 894-902, Washington, D.C.


Primary Examiner—Albert Decady
Assistant Examiner—Shelly A Chase
(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A method of masking corrupt bits in test response pattern scan chains in an integrated circuit, comprising loading and applying a set of test patterns in the scan chains so as to obtain corresponding test response patterns; and masking bits of the test response patterns located in scan chains identified by a chain mask and at a position identified by a position mask.

55 Claims, 3 Drawing Sheets





US006760874B2

(12) **United States Patent**
Côté et al.

(10) **Patent No.: US 6,760,874 B2**
(45) **Date of Patent: Jul. 6, 2004**

(54) **TEST ACCESS CIRCUIT AND METHOD OF ACCESSING EMBEDDED TEST CONTROLLERS IN INTEGRATED CIRCUIT MODULES**

6,006,347 A * 12/1999 Churchill et al. 714/724
6,191,603 B1 2/2001 Muradali et al.
2002/0040458 A1 * 4/2002 Dervisoglu et al. 714/729

FOREIGN PATENT DOCUMENTS

WO WO 01/53844 A1 7/2001

OTHER PUBLICATIONS

Dervisoglu, "A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P15000 Compliant Test Access Controllers", Design Automation Conference, Jun. 18–22, 2001.

* cited by examiner

Primary Examiner—Albert Decady

Assistant Examiner—Dipakkumar Gandhi

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(75) Inventors: **Jean-François Côté**, Chelsea (CA);
Benoit Nadeau-Dostie, Aylmer (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 84 days.

(21) Appl. No.: **10/139,294**

(22) Filed: **May 7, 2002**

(65) **Prior Publication Data**

US 2003/0212524 A1 Nov. 13, 2003

(51) **Int. Cl.**⁷ **G01R 31/28**

(52) **U.S. Cl.** **714/724; 714/729**

(58) **Field of Search** 714/724, 729,
714/236; 713/502; 324/73.1; 326/16

(56) **References Cited**


U.S. PATENT DOCUMENTS


4,348,743 A * 9/1982 Dozier 713/502
4,896,258 A * 1/1990 Yamaguchi et al. 712/236
5,928,374 A * 7/1999 Shimizu et al. 714/724

(57) **ABSTRACT**

A test access circuit (TAC) for use in controlling test resources including child test access circuits (TACs) and/or test controllers, in an integrated circuit, comprises an enable input for enabling or disabling access to the test resources, a test port associated with each test resource, each test port including a test port enable output for connection to an enable input of an associated test resource; and an input for receiving a serial output of the associated test resource; and a selector for selecting a test resource for communication therewith.

53 Claims, 5 Drawing Sheets





US006763489B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,763,489 B2**
(45) Date of Patent: **Jul. 13, 2004**

(54) **METHOD FOR SCAN TESTING OF DIGITAL CIRCUIT, DIGITAL CIRCUIT FOR USE THEREWITH AND PROGRAM PRODUCT FOR INCORPORATING TEST METHODOLOGY INTO CIRCUIT DESCRIPTION**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-François Côté, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 661 days.

(21) Appl. No.: **09/773,541**

(22) Filed: **Feb. 2, 2001**

(65) **Prior Publication Data**

US 2002/0147951 A1 Oct. 10, 2002

(51) **Int. Cl.**⁷ **G01R 31/28**

(52) **U.S. Cl.** **714/731; 713/500**

(58) **Field of Search** 326/16; 714/726–731;
 713/500

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,503,537 A	3/1985	McAnney
5,329,533 A	7/1994	Lin
5,349,587 A	9/1994	Nadeau-Dostie et al.
5,519,714 A	5/1996	Nakamura et al.
5,533,032 A	7/1996	Johnson
5,614,838 A	3/1997	Jaber et al.
5,627,841 A	5/1997	Nakamura
6,115,827 A	9/2000	Nadeau-Dostie et al.
6,145,105 A	11/2000	Nadeau-Dostie et al.

OTHER PUBLICATIONS

Silberman, J. et al. "A 1.0-GHz single-issue 64-bit powerPC integer processor," IEEE Journal of Solid-State Circuits; Nov. 199 On pp. 1600–1608, vol.: 33, Issue: 11.*

McLaurin, T.L. et al. "The testability features of the MCF5407 containing the 4th generation ColdFire(R) microprocessor core," International Test Conference Proceedings, Oct. 3–5, 2000; On pp.: 151–159.*

Kee Sup Kim and Len Schultz, Multi-Frequency, Multi-Phase Scan Chain, International Test Conference, 1994, pp. 323–330.

* cited by examiner


Primary Examiner—Guy J. Lamarre

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A method for at-speed scan testing of circuits having scannable memory elements which source multi-cycle paths having propagation delays that are longer than the period of a system clock used during normal operation comprises loading a test stimulus into the scannable memory elements; performing a capture operation, including configuring in capture mode throughout the capture operation, non-source memory elements and multi-cycle path source memory elements which have a predetermined maximum capture clock rate which is the same as or higher than the clock rate of the capture clock; and configuring in a hold mode during all but the last cycle of the capture operation and in capture mode for the last cycle, source memory elements which have a predetermined maximum capture clock rate which is lower than the clock rate of the capture clock; applying at least two clock cycles of the capture clock; and unloading test response data captured by said scannable memory elements.

65 Claims, 7 Drawing Sheets





US006829730B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,829,730 B2**
(45) **Date of Patent:** **Dec. 7, 2004**

(54) **METHOD OF DESIGNING CIRCUIT HAVING MULTIPLE TEST ACCESS PORTS, CIRCUIT PRODUCED THEREBY AND METHOD OF USING SAME**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-François Côté, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 788 days.

(21) Appl. No.: **09/843,307**

(22) Filed: **Apr. 27, 2001**

(65) **Prior Publication Data**

US 2002/0184562 A1 Dec. 5, 2002

(51) **Int. Cl.**⁷ **G06F 11/27**

(52) **U.S. Cl.** **714/30; 714/31; 714/724; 714/729; 714/734; 716/1**

(58) **Field of Search** 714/25, 30, 31, 714/37, 38, 724, 727, 729, 733, 734; 703/23, 24, 25, 26, 27, 28; 716/1, 4

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,884,023	A	3/1999	Swoboda et al.	
6,073,254	A	6/2000	Whetsel	
6,115,763	A *	9/2000	Douskey et al.	714/727
6,324,662	B1 *	11/2001	Haroun et al.	714/724
6,385,749	B1 *	5/2002	Adusumilli et al.	714/30
6,408,413	B1 *	6/2002	Whetsel	714/727
6,425,100	B1 *	7/2002	Bhattacharya	712/38

OTHER PUBLICATIONS

Alves, G.R. et al., Using the BS Register for Capturing and Storing n-bit Sequences in Real Time, IEEE Proceeding of the European Test Workshop. May 1999. pp. 130–135.

Hamilton, C. et al., Methods for Boundary Scan Access of Built-In Self-Test for Field Programmable Gate Arrays. IEEE Proceedings of Southeastcon. Mar. 1999. pp. 69–78.

Steven F. Oakland, “Considerations for Implementing IEEE 1149.1 On System-on-a-Chip Integrated Circuits”, International Test Conference 2000 Proceedings, Oct. 3–5, 2000, p. 628–637.

Lee Whetsel, “An IEEE Based Test Access Architecture for ICs With Embedded Cores”, International Test Conference 1997 Proceedings, Nov. 1–6, 1997.

* cited by examiner


Primary Examiner—Robert Beausoliel


(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

In a circuit with multiple Test Access Port (TAP) interfaces, the TAPs are arranged into groups, with secondary TAPs in one or more groups and a master TAP in another group, the master TAP having an instruction register with bits for storing a group selection code; a Test Data Output (TDO) circuit responsive to the group selection code connects the group TDO of one of the groups to the circuit TDO; and, for each secondary TAP group, a group Test Data Input (TDI) circuit responsive to a shift state signal for selectively connecting the group TDI to the circuit TDI or to the output of a padding register having its input connected to the circuit TDI, and its output connected to an input of the group TDI circuit; and a group TMS circuit responsive to a predetermined TAP selection code associated with the group for producing a group TMS signal for each TAP in the group.

51 Claims, 6 Drawing Sheets





US006862717B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 6,862,717 B2**
(45) **Date of Patent:** **Mar. 1, 2005**

(54) **METHOD AND PROGRAM PRODUCT FOR DESIGNING HIERARCHICAL CIRCUIT FOR QUIESCENT CURRENT TESTING**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Dwayne Burek, San Jose, CA (US)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 490 days.

(21) Appl. No.: **10/015,751**

(22) Filed: **Dec. 17, 2001**

(65) **Prior Publication Data**

US 2003/0115522 A1 Jun. 19, 2003

(51) **Int. Cl.**⁷ **G06F 17/50**

(52) **U.S. Cl.** **716/4; 716/2; 716/7; 716/18**

(58) **Field of Search** **716/2, 4, 7, 18;**
714/30.726

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,592,493 A	1/1997	Crouch et al.	
5,796,990 A	8/1998	Erle et al.	
5,939,897 A	8/1999	Ayers et al.	
6,055,649 A *	4/2000	Deao et al.	714/30
6,061,284 A	5/2000	Dingemanse et al.	

6,093,212 A	7/2000	Takahashi et al.	
6,098,187 A	8/2000	Takahashi	
6,173,426 B1	1/2001	Sanada	
6,175,244 B1	1/2001	Gattiker et al.	
2003/0110457 A1 *	6/2003	Cote et al.	716/4

* cited by examiner


Primary Examiner—Thuan Do

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A method of designing a circuit having at least one hierarchical block which requires block specific test patterns to facilitate quiescent current testing of the circuit, comprises, for each block, configuring the block and any embedded blocks located one level down in design hierarchy in quiescent current test mode in which input and output peripheral memory elements are configured in internal test mode and in external test mode, respectively; generating quiescent current test patterns which do not result in elevated quiescent current levels and which include a bit for all memory elements in the block and for any peripheral memory elements in any embedded blocks located one level down in design hierarchy; and, if the block contains embedded blocks, synchronizing the test pattern with a corresponding test pattern generated for embedded blocks so that test patterns loaded in scan chains in the block are consistent with test patterns loaded in scan chains in said embedded blocks.

79 Claims, 11 Drawing Sheets





(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.: US 6,868,532 B2**
(45) **Date of Patent: Mar. 15, 2005**

(54) **METHOD AND PROGRAM PRODUCT FOR DESIGNING HIERARCHICAL CIRCUIT FOR QUIESCENT CURRENT TESTING AND CIRCUIT PRODUCED THEREBY**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-François Côté, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 284 days.

(21) Appl. No.: **10/011,128**

(22) Filed: **Dec. 10, 2001**

(65) **Prior Publication Data**

US 2003/0110457 A1 Jun. 12, 2003

(51) **Int. Cl.⁷** **G06F 17/50**

(52) **U.S. Cl.** **716/4; 714/724**

(58) **Field of Search** 716/4; 714/724,
714/735, 738-739, 741

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,067,091 A * 11/1991 Nakazawa 716/3
5,459,737 A * 10/1995 Andrews 714/733
5,592,493 A 1/1997 Crouch et al.
5,796,990 A * 8/1998 Erle et al. 716/4

5,939,897 A 8/1999 Ayers et al.
5,949,692 A * 9/1999 Beausang et al. 716/18
5,987,636 A * 11/1999 Bommue et al. 714/738
6,061,284 A 5/2000 Dingemanse et al.
6,093,212 A 7/2000 Takahashi et al.
6,098,187 A 8/2000 Takahashi
6,151,694 A * 11/2000 Nozuyama 714/724
6,173,426 B1 1/2001 Sanada
6,175,244 B1 1/2001 Gattiker et al.
6,487,688 B1 * 11/2002 Nadeau-Dostie 714/726
6,516,432 B1 * 2/2003 Motika et al. 714/732
6,718,524 B1 * 4/2004 Mbouombouo 716/4
2001/0018756 A1 8/2001 Chang et al.

* cited by examiner


Primary Examiner—Stacy A. Whitmore


(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A method of designing integrated circuits having an hierarchical structure for quiescent current testing, and the circuit which results therefrom is disclosed. The method comprises analyzing each of one or more selected hierarchical blocks independently of other selected blocks identify any circuit states of each block which could result in elevated quiescent current levels during quiescent current testing of the circuit, the analysis beginning with blocks at a lowest level of hierarchy and proceeding in sequence through each level of design hierarchy to a highest level of hierarchy containing a top-level block; and calculating a fault coverage for each selected block.

78 Claims, 8 Drawing Sheets





(10) **Patent No.:** **US 7,139,946 B2**
(45) **Date of Patent:** **Nov. 21, 2006**

- | | | | | |
|-----------|------|---------|----------------------|---------|
| 4,680,760 | A * | 7/1987 | Giles et al. | 714/718 |
| 4,969,148 | A | 11/1990 | Nadeau-Dostie et al. | |
| 5,222,066 | A * | 6/1993 | Grula et al. | 714/718 |
| 5,241,501 | A * | 8/1993 | Tanaka | 365/201 |
| 5,764,952 | A * | 6/1998 | Hill | 716/4 |
| 5,968,192 | A | 10/1999 | Kornachuk et al. | |
| 6,044,481 | A | 3/2000 | Kornachuk et al. | |
| 6,360,342 | B1 * | 3/2002 | Lee et al. | 714/718 |

5,968,192	A	10/1999	Kornachuk et al.
6,044,481	A	3/2000	Kornachuk et al.

6,360,342 B1 * 3/2002 Lee et al. 714/718

OTHER PUBLICATIONS

* cited by examiner

Primary Examiner—Guy Lamarre

Assistant Examiner—Steven D. Radosevich

(74) *Attorney, Agent, or Firm*—Eugene E. Prouix

(57) **ABSTRACT**

A method of testing write enable lines of random access memory having at least one word having one or more write enable inputs for controlling write operations in the word, comprises, for a selected memory address, shifting a series of test bits through an addressed word via a first data input to the word, and for each test bit, performing a write operation to the word using a write enable test input derived from data outputs of the word or from a test write enable signal applied concurrently to each write enable input; and, after each write operation, comparing a last bit of the word against an expected value to determine whether there exists a defect in a write enable line.

49 Claims, 8 Drawing Sheets

G11C 29/00 (2006.01)

G11C 7/00 (2006.01)

(52) **U.S. Cl.** 714/720; 714/719; 365/201


(58) **Field of Classification Search** 714/718-720;
365/200-201

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,326,290 A * 4/1982 Davis et al. 714/718





(10) **Patent No.:** US 7,155,651 B2
(45) **Date of Patent:** Dec. 26, 2006

- | | | | | |
|-----------|------|---------|----------------------|---------|
| 6,145,105 | A | 11/2000 | Nadeau-Dostie et al. | |
| 6,327,684 | B1 | 12/2001 | Nadeau-Dostie et al. | |
| 6,330,681 | B1 * | 12/2001 | Cote et al. | 713/322 |
| 6,442,722 | B1 | 8/2002 | Nadeau-Dostie et al. | |
| 6,467,044 | B1 | 10/2002 | Lackey | |
| 6,510,534 | B1 | 1/2003 | Nadeau-Dostie et al. | |
| 6,665,817 | B1 * | 12/2003 | Rieken | 714/30 |
| 6,877,123 | B1 * | 4/2005 | Johnston et al. | 714/731 |
| 6,954,887 | B1 * | 10/2005 | Wang et al. | 714/729 |
| 6,966,021 | B1 * | 11/2005 | Rajski et al. | 714/726 |
| 7,007,213 | B1 * | 2/2006 | Wang et al. | 714/729 |

6,510,534	B1	1/2003	Nadeau-Dostie et al.	
6,665,817	B1 *	12/2003	Rieken	714/30
6,877,123	B1 *	4/2005	Johnston et al.	714/731
6,954,887	B1 *	10/2005	Wang et al.	714/729
6,966,021	B1 *	11/2005	Rajski et al.	714/726
7,007,213	B1 *	2/2006	Wang et al.	714/729

6,665,817	B1 *	12/2003	Rieken	714/30
6,877,123	B1 *	4/2005	Johnston et al.	714/731
6,954,887	B1 *	10/2005	Wang et al.	714/729
6,966,021	B1 *	11/2005	Rajski et al.	714/726
7,007,213	B1 *	2/2006	Wang et al.	714/729

6,954,887	B1 *	10/2005	Wang et al.	714/729
6,966,021	B1 *	11/2005	Rajski et al.	714/726
7,007,213	B1 *	2/2006	Wang et al.	714/729

Primary Examiner—David Ton

(21) Appl. No.: 11/013,319

(22) Filed: **Dec. 17, 2004**

(57) **ABSTRACT**

US 2005/0240847 A1 Oct. 27, 2005

Related U.S. Application Data

(60) Provisional application No. 60/564,210, filed on Apr. 22, 2004.

(51) **Int. Cl.**
G01R 31/28 (2006.01)

(52) **U.S. Cl.** 714/731; 714/729

(58) **Field of Classification Search** 375/376;
713/322; 714/30, 731, 729, 726


See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,115,439	A *	9/2000	Andresen et al.	375/376
6,115,827	A	9/2000	Nadeau-Dostie et al.	

29 Claims, 7 Drawing Sheets





US007188274B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 7,188,274 B2**
(45) **Date of Patent:** **Mar. 6, 2007**

(54) **MEMORY REPAIR ANALYSIS METHOD
AND CIRCUIT**

6,625,072 B2 * 9/2003 Ohtani et al. 365/200

OTHER PUBLICATIONS

(75) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Robert A. Abbott, Ottawa (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 565 days.

(21) Appl. No.: **10/774,512**

(22) Filed: **Feb. 10, 2004**

(65) **Prior Publication Data**

US 2004/0163015 A1 Aug. 19, 2004

Related U.S. Application Data

(60) Provisional application No. 60/447,280, filed on Feb.
14, 2003.

(51) **Int. Cl.**
G06F 11/00 (2006.01)

(52) **U.S. Cl.** **714/6; 714/710**

(58) **Field of Classification Search** **714/6,**
714/7, 710, 711

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,561,636 A * 10/1996 Kirihata et al. 365/201
6,067,259 A * 5/2000 Handa et al. 365/200
6,076,176 A 6/2000 Priore et al.
6,297,997 B1 * 10/2001 Ohtani et al. 365/201
6,408,401 B1 6/2002 Bhavsar et al.

Nakahara et al., "Built-In Self-Test for GHz embedded SRAMS
Using Flexible Pattern Generator and New Repair Algorithm", 1999
Proceedings of the International Test Conference, Oct. 1999, p. 301.
McConnell et al., "Test Repair of Large Embedded DRAMs: Part
1", Proceedings International Test Conference 2001, Oct. 30-Nov. 1,
2001, Baltimore, Maryland p. 163.

Schober, et al., "Memory Built-In Self-Repair", 2001 Proceedings
of the International Trade Conference, Oct. 30-Nov. 1, 2001, p. 995.
Kwon et al., "Linear Search Algorithm for Repair Analysis with 4
Spare Row/4 Spare Column", Proceedings of the 2nd IEEE Asia-
Pacific Conference on ASIC, Cheju Island, Korea, Aug. 28, 2000,
paper 15.1.

* cited by examiner


Primary Examiner—Dieu-Minh Le


(74) *Attorney, Agent, or Firm*—Eugene E. Prouix

(57) **ABSTRACT**

A method and circuit for repairing a memory array having
one or more memory segments each having one spare
column and a predetermined number of spare rows common
to all segments, the method comprises, while testing the
memory array for failures, generating an equal number of
unique segment repair solutions for each segment with each
segment repair solution including one defective column
address, if any, and a number of defective row addresses, if
any, corresponding to the predetermined number of spare
rows; and, after completing testing, analyzing all segment
repair solution combinations consisting of one segment
repair solution selected from each segment; and identifying
the best segment repair solution combination of combina-
tions having a number of different defective row addresses
which is less than or equal to the predetermined number of
spare rows.

46 Claims, 11 Drawing Sheets





US007191374B2

(12) **United States Patent**
Maamari et al.

(10) **Patent No.:** **US 7,191,374 B2**
(45) **Date of Patent:** **Mar. 13, 2007**

(54) **METHOD OF AND PROGRAM PRODUCT
FOR PERFORMING GATE-LEVEL
DIAGNOSIS OF FAILING VECTORS**

(75) Inventors: **Fadi Maamari**, San Jose, CA (US);
Sonny Ngai San Shum, San Jose, CA
(US); **Benoit Nadeau-Dostie**, Aylmer
(CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 634 days.

(21) Appl. No.: **10/435,094**

(22) Filed: **May 12, 2003**

(65) **Prior Publication Data**

US 2003/0217315 A1 Nov. 20, 2003

Related U.S. Application Data

(60) Provisional application No. 60/379,732, filed on May
14, 2002.

(51) **Int. Cl.**
G01R 31/28 (2006.01)
G06F 17/50 (2006.01)

(52) **U.S. Cl.** **714/738; 716/4**

(58) **Field of Classification Search** **714/724,**
714/738, 741; 716/4

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,043,987 A 8/1991 Stark et al. 714/737
5,127,005 A * 6/1992 Oda et al. 714/26

5,189,365 A 2/1993 Ikeda et al. 714/33
5,515,384 A 5/1996 Horton, III 714/732
5,548,715 A 8/1996 Maloney et al. 714/28
5,566,187 A 10/1996 Abramovici et al. 714/724
5,790,565 A 8/1998 Sakaguchi 714/738
5,808,919 A 9/1998 Preist et al. 702/183
5,831,992 A * 11/1998 Wu 714/732
6,134,689 A 10/2000 Mateja et al. 714/736
6,185,707 B1 * 2/2001 Smith et al. 714/724
6,202,181 B1 3/2001 Ferguson et al. 714/724
6,308,293 B1 10/2001 Shimono 714/741
6,324,665 B1 11/2001 Fay 714/736

(Continued)

OTHER PUBLICATIONS

Song et al., Diagnostic Techniques for the IBM 600 MHz G5
Micriprocessor, 1999 International Test Conference Proceedings, p.
1073-1082.

(Continued)


Primary Examiner—Guy Lamarre
Assistant Examiner—Cynthia Britt


(74) *Attorney, Agent, or Firm*—Eugene E. Prouix

(57) **ABSTRACT**

A method of fault diagnosis of integrated circuits having
failing test vectors with observed fault effects using fault
candidate fault-effects obtained by simulation of a set of test
vectors, comprises determining a fault candidate diagnostic
measure for each fault candidate, the fault candidate diag-
nostic measure having a fault candidate match metric, an
observed fault effect mismatch metric and a fault candidate
excitation metric, ranking fault candidates in decreasing
diagnostic measure order; and identifying fault candidate(s)
having the highest diagnostic measure as the most likely
cause of observed fault effects.

35 Claims, 4 Drawing Sheets





US007194669B2

(12) **United States Patent**
Nadeau-Dostie

(10) **Patent No.:** **US 7,194,669 B2**
(45) **Date of Patent:** **Mar. 20, 2007**

(54) **METHOD AND CIRCUIT FOR AT-SPEED
TESTING OF SCAN CIRCUITS**

(75) Inventor: **Benoit Nadeau-Dostie**, Gatineau (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 413 days.

(21) Appl. No.: **10/739,055**

(22) Filed: **Dec. 19, 2003**

(65) **Prior Publication Data**

US 2004/0163021 A1 Aug. 19, 2004

Related U.S. Application Data

(60) Provisional application No. 60/447,279, filed on Feb.
14, 2003.

(51) **Int. Cl.**
G01R 31/28 (2006.01)

(52) **U.S. Cl.** **714/726**

(58) **Field of Classification Search** 714/724,
714/726, 727, 729, 731, 732
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,504,756 A * 4/1996 Kim et al. 714/729

5,574,733 A * 11/1996 Kim 714/728
6,115,827 A 9/2000 Nadeau-Dostie et al.
6,145,105 A 11/2000 Nadeau-Dostie et al.
6,327,684 B1 12/2001 Nadeau-Dostie et al.
6,327,685 B1 12/2001 Koprowski et al.
6,442,722 B1 8/2002 Nadeau-Dostie et al.
6,516,432 B1 * 2/2003 Motika et al. 714/732
2003/0084390 A1 * 5/2003 Tamarapalli et al. 714/744

* cited by examiner


Primary Examiner—James C. Kerveros

(74) *Attorney, Agent, or Firm*—Eugene E Prouix

(57) **ABSTRACT**

An improvement in a scan testing method for testing a circuit having memory elements arranged into one or more scan chains, the scan testing method having a shift phase for serially loading test patterns into the scan chains and serially unloading test response patterns from the scan chains and a capture phase for capturing the response of the circuit to the test pattern, includes, during the capture phase, connecting the serial output of each scan chain to its serial input and applying a predetermined number of capture clock cycles with the memory elements configured in a non-capture mode for all but the last capture clock cycle and configured in capture mode for the last capture clock cycle.

45 Claims, 9 Drawing Sheets





US007219282B2

(12) **United States Patent**
Sunter et al.

(10) **Patent No.: US 7,219,282 B2**
(45) **Date of Patent: May 15, 2007**

(54) **BOUNDARY SCAN WITH STROBED PAD DRIVER ENABLE**

(75) Inventors: **Stephen K. Sunter**, Nepean (CA);
Pi  re Gauthier, Gatineau (CA);
Beno  t Nadeau-Dostie, Gatineau (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 494 days.

(21) Appl. No.: **10/701,479**

(22) Filed: **Nov. 6, 2003**

(65) **Prior Publication Data**

US 2004/0098648 A1 May 20, 2004

Related U.S. Application Data

(60) Provisional application No. 60/425,994, filed on Nov. 14, 2002.

(51) **Int. Cl.**
G01R 31/28 (2006.01)

(52) **U.S. Cl.** **714/727**; 714/726

(58) **Field of Classification Search** None
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,029,166	A	7/1991	Jarwala et al.	
5,513,186	A *	4/1996	Levitt	714/727
5,513,188	A	4/1996	Parker et al.	
5,627,837	A	5/1997	Gillett	
5,627,839	A	5/1997	Whetsel	
5,656,953	A *	8/1997	Whetsel	326/83
5,706,296	A	1/1998	Whetsel	

5,726,999	A *	3/1998	Bradford et al.	714/727
5,732,091	A	3/1998	Whetsel	
5,736,849	A *	4/1998	Terayama	324/158.1
5,744,949	A *	4/1998	Whetsel	324/158.1
5,852,617	A	12/1998	Mote, Jr.	
5,872,796	A *	2/1999	Golshan et al.	714/727
5,872,908	A *	2/1999	Whetsel	714/30
5,938,783	A *	8/1999	Whetsel	714/726
6,000,051	A *	12/1999	Nadeau-Dostie et al.	714/727
6,055,659	A	4/2000	Whetsel	
6,108,807	A *	8/2000	Ke	714/726
6,163,864	A	12/2000	Bhavsar et al.	
6,219,812	B1	4/2001	Golshan	
6,266,801	B1 *	7/2001	Jin	716/8
6,499,124	B1 *	12/2002	Jacobson	714/727
6,574,762	B1	6/2003	Karimi et al.	
6,586,921	B1	7/2003	Sunter	
6,601,197	B1	7/2003	Naritake	
6,925,583	B1 *	8/2005	Khu et al.	714/30
2003/0159124	A1 *	8/2003	Fisher	716/18

OTHER PUBLICATIONS

IEEE Standard Test Access Port and Boundary-Scan Architecture; IEEE Std1149.1-1990.*

* cited by examiner

Primary Examiner—Albert Decady


Assistant Examiner—Steve Nguyen


(74) *Attorney, Agent, or Firm*—Eugene E. Prouix

(57) **ABSTRACT**

A circuit and a method are provided for testing the enable function of Boundary Scan Register bits that control the driver of unconnected I/O pins of an 1149.1-compliant IC during the IC's reduced pin-count access manufacturing test, and to test the connections to these pins during the test of a circuit board containing the IC, without causing excessive current if a pin is inadvertently short circuited.

7 Claims, 10 Drawing Sheets





US007257733B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 7,257,733 B2**
(45) **Date of Patent:** **Aug. 14, 2007**

(54) **MEMORY REPAIR CIRCUIT AND METHOD**

(56) **References Cited**

(75) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Saman M. I. Adham, Kanata (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 513 days.

(21) Appl. No.: **10/868,208**

(22) Filed: **Jun. 16, 2004**

(65) **Prior Publication Data**

US 2004/0257901 A1 Dec. 23, 2004

Related U.S. Application Data

(60) Provisional application No. 60/479,229, filed on Jun. 18, 2003.

(51) **Int. Cl.**
G06F 11/00 (2006.01)

(52) **U.S. Cl.** **714/8; 714/710; 714/711**

(58) **Field of Classification Search** 714/8,
714/710, 711
See application file for complete search history.

U.S. PATENT DOCUMENTS

6,052,798	A *	4/2000	Jeddeloh	714/8
6,065,134	A *	5/2000	Bair et al.	714/7
6,246,618	B1 *	6/2001	Yamamoto et al.	365/200
6,366,508	B1	4/2002	Agrawal et al.	
6,374,370	B1 *	4/2002	Bockhaus et al.	714/39
6,462,995	B2	10/2002	Urakawa	
6,507,524	B1	1/2003	Agrawal et al.	
6,667,918	B2	12/2003	Leader et al.	
6,728,910	B1 *	4/2004	Huang	714/711
6,928,591	B2 *	8/2005	Grinchuk et al.	714/710
2004/0117694	A1 *	6/2004	Howlett	714/710
2004/0205427	A1 *	10/2004	Ichikawa	714/710
2004/0237009	A1 *	11/2004	Tester	714/710

* cited by examiner


Primary Examiner—Michael Maskulinski

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

A self-repair circuit for a semiconductor memory provides input and output test selectors coupled to respective data bit group inputs and outputs, respectively and input and output repair selectors coupled between the input and output test selectors and functional inputs and functional outputs, respectively. This arrangement allows all data bit groups to be tested in one pass and all test and repair selector circuitry to be tested.

18 Claims, 5 Drawing Sheets





US007370251B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.: US 7,370,251 B2**
(45) **Date of Patent: May 6, 2008**

(54) **METHOD AND CIRCUIT FOR COLLECTING
MEMORY FAILURE INFORMATION**

6,496,947 B1 * 12/2002 Schwarz 714/30
6,550,023 B1 4/2003 Brauch et al.
6,643,807 B1 * 11/2003 Heaslip et al. 714/719

(75) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Jean-François Côté, Chelsea (CA)

FOREIGN PATENT DOCUMENTS

WO WO 01/67463 A1 9/2001

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

OTHER PUBLICATIONS

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 804 days.

Chen et al., "Enabling Embedded Memory Diagnosis via Test
Response Compression", 19th IEEE VLSI Test Symposium (VTS
2001).

Schanstra et al., Semiconductor Manufacturing Process Monitoring
using Built-In Self-Test for embedded Memories, 1998 ITC Pro-
ceedings.

Chen et al., "Test Response Compression and Bitmap Encoding for
Embedded Memories in Manufacturing Process Monitoring", 2001
ITC Proceedings. p. 258.

* cited by examiner

(21) Appl. No.: **10/690,594**

(22) Filed: **Oct. 23, 2003**

(65) **Prior Publication Data**

US 2005/0047229 A1 Mar. 3, 2005

(30) **Foreign Application Priority Data**

Dec. 18, 2002 (CA) 2414632

(51) **Int. Cl.**
GIIC 29/00 (2006.01)

(52) **U.S. Cl.** **714/723**

(58) **Field of Classification Search** **714/723**
See application file for complete search history.

(56) **References Cited**


U.S. PATENT DOCUMENTS


5,912,901 A * 6/1999 Adams et al. 714/733
5,961,653 A * 10/1999 Kalter et al. 714/7
6,269,455 B1 7/2001 Deas
6,286,115 B1 * 9/2001 Stubbs 714/718
6,324,657 B1 11/2001 Fister et al.
6,421,794 B1 * 7/2002 Chen et al. 714/42

(57) **ABSTRACT**

A method and circuit for collecting memory failure infor-
mation on-chip and unloading the information in real time
while performing a test of memory embedded in a circuit
comprises, for each column or row of a memory under test,
testing each memory location of the column or row accord-
ing to a memory test algorithm under control of a first clock,
selectively generating a failure summary on-circuit while
testing each column or row of the memory; and transferring
the failure summary from the circuit under control of a
second clock within the time required to test the next column
or row, if any, of the memory under test.

54 Claims, 15 Drawing Sheets





(10) **Patent No.:** US 7,424,656 B2
(45) **Date of Patent:** Sep. 9, 2008

7,007,213	B2 *	2/2006	Wang et al.	714/729
7,124,342	B2 *	10/2006	Wang et al.	714/741

(Continued)

OTHER PUBLICATIONS

Qiu et al., “K Longest Paths Per Gate (KLPG) Test Generation for Scan-Based Sequential Circuits”, 2004 International Test Conference, Oct. 26-28, 2004, Charlotte, NC, Charlotte Convention Center, USA.

Primary Examiner—John P Trimmings

(74) *Attorney, Agent, or Firm*—Eugene E. Prouix; Dennis S.K. Leung

(57) **ABSTRACT**

A clocking method for at-speed scan testing for delay defects in cross-domain paths of interacting synchronous clock domains in a scan circuit, each path originating from a source memory element in one of the domains and terminating at a destination memory element in another of the domains and comprises selectively aligning either a capture edge or a launch edge of the clock of each domain with a corresponding edge of at least one other domain of the interacting synchronous clock domains to determine the cross-domain paths to be tested between a source domain and a destination domain; clocking memory elements in each domain at respective domain clock rates to launch signal transitions from source memory elements in source domains; and for each pair of interacting clock domains under test, capturing, in the destination domain, circuit responses to signal transitions launched along paths originating from the source domain and selectively disabling capturing, in the source domain, of circuit responses to signal transitions launched along paths originating from the destination domain.


21 Claims, 3 Drawing Sheets

(52) **U.S. Cl.** 714/731; 714/25; 714/709;
714/724; 714/726; 714/729; 714/744; 714/30

(58) **Field of Classification Search** None
See application file for complete search history.

U.S. PATENT DOCUMENTS

5,349,587	A	9/1994	Nadeau-Dostie et al.	
5,680,543	A *	10/1997	Bhawmik	714/30
6,115,827	A *	9/2000	Nadeau-Dostie et al.	713/503
6,327,684	B1 *	12/2001	Nadeau-Dostie et al.	714/731
6,441,666	B1	8/2002	Swanson et al.	
6,467,044	B1	10/2002	Lackey	
6,954,887	B2 *	10/2005	Wang et al.	714/729





US007617425B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 7,617,425 B2**
(45) **Date of Patent:** **Nov. 10, 2009**

(54) **METHOD FOR AT-SPEED TESTING OF
MEMORY INTERFACE USING SCAN**

(58) **Field of Classification Search** None
See application file for complete search history.

(75) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Jean-François Côté, Chelsea (CA)

(56) **References Cited**

U.S. PATENT DOCUMENTS

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

6,715,117	B2 *	3/2004	Mangyo et al.	714/719
6,876,591	B2 *	4/2005	Gappisch et al.	365/201
7,222,272	B2 *	5/2007	Takazawa et al.	714/718
7,287,202	B1 *	10/2007	Simeral et al.	714/718
7,370,249	B2 *	5/2008	Bao et al.	714/718
2006/0218452	A1 *	9/2006	Njinda et al.	714/718

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 188 days.

(21) Appl. No.: **11/439,497**

* cited by examiner

(22) Filed: **May 24, 2006**

Primary Examiner—John P Trimmings

(65) **Prior Publication Data**

(74) Attorney, Agent, or Firm—Ridout & Maybee LLP

US 2007/0266278 A1 Nov. 15, 2007

(57) **ABSTRACT**

Related U.S. Application Data


(60) Provisional application No. 60/693,778, filed on Jun.
27, 2005.

(51) **Int. Cl.**
G11C 29/00 (2006.01)

(52) **U.S. Cl.** **714/719**; 714/5; 714/25;
714/30; 714/718; 714/723; 714/720; 714/726;
714/727; 714/729; 714/730; 714/732; 714/733;
714/734; 714/736; 714/742; 714/743; 365/201

A method and a circuit of testing of a memory interface
associated with an embedded memory in a semiconductor
circuit involves writing to two memory locations in succes-
sion; reading the two memory locations in succession in the
same order in which the two memory locations were written;
capturing output data from the memory interface; and ana-
lyzing captured output data to determine whether said cap-
tured output data corresponds to expected data.

27 Claims, 9 Drawing Sheets





US007757135B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 7,757,135 B2**
(45) **Date of Patent:** **Jul. 13, 2010**

(54) **METHOD AND APPARATUS FOR STORING
AND DISTRIBUTING MEMORY REPAIR
INFORMATION**

(75) Inventors: **Benoit Nadeau-Dostie**, Ottawa (CA);
Jean-François Coté, Chelsea (CA)

(73) Assignee: **Mentor Graphics Corporation**,
Wilsonville, OR (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 166 days.

(21) Appl. No.: **11/853,383**

(22) Filed: **Sep. 11, 2007**

(65) **Prior Publication Data**

US 2008/0065929 A1 Mar. 13, 2008

Related U.S. Application Data

(60) Provisional application No. 60/825,185, filed on Sep.
11, 2006.

(51) **Int. Cl.**
G11C 29/00 (2006.01)
G01R 31/28 (2006.01)

(52) **U.S. Cl.** **714/723; 714/711; 714/733**

(58) **Field of Classification Search** **714/710,**
714/711, 718, 723, 733
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,363,020 B1 3/2002 Shubat et al.

6,556,490 B2 4/2003 Shubat et al.
6,577,156 B2 * 6/2003 Anand et al. 326/37
6,738,938 B2 5/2004 Nadeau-Dostie et al.
6,898,143 B2 5/2005 Puri et al.
7,290,186 B1 * 10/2007 Zorian et al. 714/718
7,310,278 B2 * 12/2007 Bright et al. 365/200
2003/0117829 A1 * 6/2003 Ronza et al. 365/96
2003/0196143 A1 10/2003 Puri et al.
2005/0132255 A1 6/2005 Tran et al.
2006/0031726 A1 2/2006 Zappa et al.
2006/0053361 A1 * 3/2006 Kim 714/766
2007/0036011 A1 * 2/2007 Dubey 365/200
2007/0047343 A1 3/2007 Adams et al.

* cited by examiner


Primary Examiner—James C Kerveros

(74) *Attorney, Agent, or Firm*—Ridout & Maybee LLP

(57) **ABSTRACT**

A system for repairing embedded memories on an integrated circuit includes an external Built-In Self-repair Register (BISR) associated with every reparable memory. Each BISR is serially configured in a daisy chain with a fuse box controller. The controller determines the daisy chain length upon power up. The controller may perform a corresponding number of shift operations to move repair data between BISRs and a fuse box. Memories can have a parallel or serial repair interface. The BISRs may have a repair analysis facility into which fuse data may be dumped and uploaded to the fuse box or downloaded to repair the memory. Pre-designed circuit blocks provide daisy chain inputs and access ports to effect the system or to bypass the circuit block.

23 Claims, 9 Drawing Sheets





US008516317B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** **US 8,516,317 B2**
(45) **Date of Patent:** **Aug. 20, 2013**

(54) **METHODS FOR AT-SPEED TESTING OF
MEMORY INTERFACE**

(75) Inventors: **Benoit Nadeau-Dostie**, Gatineau (CA);
Jean-François Côté, Gatineau (CA)

(73) Assignee: **Mentor Graphics Corporation**,
Wilsonville, OR (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 290 days.

(21) Appl. No.: **13/018,279**

(22) Filed: **Jan. 31, 2011**

(65) **Prior Publication Data**

US 2012/0198294 A1 Aug. 2, 2012

(51) **Int. Cl.**
G01R 31/28 (2006.01)

(52) **U.S. Cl.**
USPC **714/726; 714/733; 714/742**

(58) **Field of Classification Search**
USPC **714/726, 733, 742**
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,069,829	A *	5/2000	Komai et al.	365/201
6,145,105	A	11/2000	Nadeau-Dostie	
6,335,887	B1 *	1/2002	Aoki et al.	365/201
7,155,651	B2	12/2006	Nadeau-Dostie	
7,194,669	B2	3/2007	Nadeau-Dostie	
7,240,256	B2 *	7/2007	Yamane	714/723
7,499,356	B2 *	3/2009	Do	365/201
7,546,497	B2 *	6/2009	Jang	714/718
7,620,862	B1 *	11/2009	Lai	714/725
7,861,128	B1 *	12/2010	Moore	714/726

OTHER PUBLICATIONS

Hui and Nadeau-Dostie, "Scan Testing of Latch Arrays," IEEE VLSI Test Symposium 1992, 31-36.


* cited by examiner

Primary Examiner — Esaw Abraham

(57) **ABSTRACT**

Methods for at-speed testing of a memory interface associated with an embedded memory comprise two write operations in succession, two read operations in succession, and a capture operation using scan cells. The write and read operations are performed during a single clock burst, two separate clock bursts in a clock signal, or two separate clock bursts in separate clock signals.

31 Claims, 17 Drawing Sheets



(12) **United States Patent**
Rajski et al.

(10) **Patent No.:** **US 8,683,280 B2**
(45) **Date of Patent:** **Mar. 25, 2014**

(54) **TEST GENERATOR FOR LOW POWER
BUILT-IN SELF-TEST**

(75) Inventors: **Janusz Rajski**, West Linn, OR (US);
Jerzy Tyszer, Poznan (PL); **Grzegorz**
Mrugalski, Swarzedz (PL); **Benoit**
Nadeau-Dostie, Gatineau (CA)

(73) Assignee: **Mentor Graphics Corporation**,
Wilsonville, OR (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 141 days.

(21) Appl. No.: **13/451,527**

(22) Filed: **Apr. 19, 2012**

(65) **Prior Publication Data**

US 2012/0272110 A1 Oct. 25, 2012

Related U.S. Application Data

(60) Provisional application No. 61/477,105, filed on Apr.
19, 2011, provisional application No. 61/543,229,
filed on Oct. 4, 2011.

(51) **Int. Cl.**
G01R 31/28 (2006.01)
G06F 11/00 (2006.01)

(52) **U.S. Cl.**
USPC **714/729**; 714/724; 714/726; 714/727;
714/728; 714/734; 714/736; 714/738; 714/739;
714/30

(58) **Field of Classification Search**
USPC 714/724, 726, 727, 728, 729, 738, 739,
714/734, 736, 30
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

7,178,078	B2 *	2/2007	Hiraide et al.	714/739
7,346,819	B2 *	3/2008	Bansal et al.	714/726
7,353,440	B2 *	4/2008	Ohwada et al.	714/726
7,647,540	B2 *	1/2010	Rajski et al.	714/738
7,734,973	B2 *	6/2010	Hiraide et al.	714/729
7,797,603	B2 *	9/2010	Rajski et al.	714/738
7,865,792	B2 *	1/2011	Lin et al.	714/728
7,925,465	B2 *	4/2011	Lin et al.	702/124
8,219,602	B2 *	7/2012	Golic	708/250
2012/0005455	A1 *	1/2012	Ueda	711/217

OTHER PUBLICATIONS

A.S. Abu-Issa, S.F. Quigley, "Bit-swapping LFSR for low-power BIST," Electronics Letters, vol. 44, pp. 401-402, 2008.
S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-power scan design using first-level supply gating," IEEE Trans. VLSI Systems, vol. 13, pp. 384-395, Mar. 2005.
F. Corno, M. Rebaudengo, M. Sonza Reorda, G. Squillero, "Low power BIST via non-linear hybrid cellular automata," Proc. VTS, pp. 29-34, 2000.

(Continued)

Primary Examiner — John J Tabone, Jr.

(57) **ABSTRACT**

Aspects of the invention relate to low power BIST-based testing. A low power test generator may comprise a pseudo-random pattern generator unit, a toggle control unit configured to generate toggle control data based on bit sequence data generated by the pseudo-random pattern generator unit, and a hold register unit configured to generate low power test pattern data by replacing, based on the toggle control data received from the toggle control unit, data from some or all of outputs of the pseudo-random pattern generator unit with constant values during various time periods. The low power test generator may further comprise a phase shifter configured to combine bits of the low power test pattern data for driving scan chains.

20 Claims, 15 Drawing Sheets

