



US006614263B2

(12) **United States Patent**
Nadeau-Dostie et al.

(10) **Patent No.:** US 6,614,263 B2
(45) **Date of Patent:** Sep. 2, 2003

(54) **METHOD AND CIRCUITRY FOR CONTROLLING CLOCKS OF EMBEDDED BLOCKS DURING LOGIC BIST TEST MODE**

(75) Inventors: **Benoit Nadeau-Dostie**, Aylmer (CA);
Jean-Francois Côté, Chelsea (CA)

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **10/125,384**

(22) Filed: **Apr. 19, 2002**

(65) **Prior Publication Data**

US 2003/0146777 A1 Aug. 7, 2003

Related U.S. Application Data

(60) Provisional application No. 60/353,951, filed on Feb. 5, 2002.

(51) **Int. Cl.**⁷ **H03K 19/00**

(52) **U.S. Cl.** **326/93; 326/38; 326/16**

(58) **Field of Search** 326/37-41, 93-98, 326/16

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,800,564 A	*	1/1989	DeFazio et al.	714/814
5,336,950 A	*	8/1994	Popli et al.	326/39
5,651,013 A	*	7/1997	Iadanza	714/731
5,850,150 A	*	12/1998	Mitra et al.	326/16

* cited by examiner

Primary Examiner—Don Le

(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(57) **ABSTRACT**

One aspect of the invention is generally defined as a method of designing an integrated circuit for distributing test clock signals to embedded cores having at least one core functional clock input, the method comprising, for each core, providing a clock gating circuit for selectively disabling a core functional clock signal applied to a core primary clock input; and providing a core clock selection circuit for each secondary core functional clock input for selecting one of a core functional clock signal output by the gating circuit and a core test clock signal and applying a selected signal to the each secondary core functional clock input.

54 Claims, 3 Drawing Sheets

