



US006671839B1

(12) **United States Patent**
Côté et al.

(10) **Patent No.:** **US 6,671,839 B1**
(45) **Date of Patent:** **Dec. 30, 2003**

(54) **SCAN TEST METHOD FOR PROVIDING
REAL TIME IDENTIFICATION OF FAILING
TEST PATTERNS AND TEST BIST
CONTROLLER FOR USE THEREWITH**

4,801,870 A 1/1989 Eichelberger et al.
5,732,209 A 3/1998 Vigil et al.
5,831,992 A * 11/1998 Wu 714/732
5,930,270 A 7/1999 Forlenza et al.

(75) Inventors: **Jean-François Côté**, Chelsea (CA);
Benoit Nadeau-Dostie, Aylmer (CA)

* cited by examiner

(73) Assignee: **LogicVision, Inc.**, San Jose, CA (US)

Primary Examiner—Albert Decady
Assistant Examiner—Guy Lamarre
(74) *Attorney, Agent, or Firm*—Eugene E. Proulx

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

(57) **ABSTRACT**

(21) Appl. No.: **10/180,116**
(22) Filed: **Jun. 27, 2002**
(51) **Int. Cl.**⁷ **G01R 31/28**
(52) **U.S. Cl.** **714/726; 324/16; 324/46**
(58) **Field of Search** **714/726–739;**
324/765, 46, 16

A method of scan testing an integrated circuit to provide real time identification of a block of test patterns having at least one failing test pattern comprises performing a number of test operations and storing a test response signature corresponding to each block of test patterns into a signature register; replacing the test response signature in the signature register with a test block expected signature; identifying the block as a failing test block when the test response signature is different from the test block expected signature; and repeating preceding steps until the test is complete.

(56) **References Cited**
U.S. PATENT DOCUMENTS
4,652,814 A * 3/1987 Groves et al. 714/738

70 Claims, 8 Drawing Sheets

