

US006330681B1

(12) United States Patent

Cote et al.

(10) Patent No.: US 6,330,681 B1

(45) **Date of Patent:** Dec. 11, 2001

(54) METHOD AND APPARATUS FOR CONTROLLING POWER LEVEL DURING BIST

(75) Inventors: Jean-François Cote; Benoit

Nadeau-Dostie; Pierre Gauthier, all of

Aylmer (CA)

(73) Assignee: Logicvision, Inc., San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

713/601; 702/117; 714/718, 719, 724, 733,

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/218,764

(22) Filed: Dec. 22, 1998

(30) Foreign Application Priority Data

Dec.	31, 1997 (CA)	
(51)	Int. Cl. ⁷	G06F 1/32
(52)	U.S. Cl	
(58)	Field of Search	

(56) References Cited

U.S. PATENT DOCUMENTS

4,969,148		11/1990	Nadeau-Dostie et al 371/21.1
5,329,533		7/1994	Lin
5,349,587		9/1994	Nadeau-Dostie et al 371/22.3
5,614,838		3/1997	Jaber et al
5,655,127	*	8/1997	Rabe et al
6,037,813	*	3/2000	Eto et al 713/501 X


^{*} cited by examiner

Primary Examiner—Thomas M. Heckler (74) Attorney, Agent, or Firm—Sheridan Ross P.C.

(57) ABSTRACT

An improvement in a method of testing a digital circuit or system, having a plurality of scannable memory elements, in accordance with conventional BIST methods in which, at a reference clock, a test stimulus is shifted into the memory elements, the response of the elements is captured and the captured data is shifted out of the elements and analyzed, the improvement comprising controlling the average power consumption of the circuit during the test by suppressing clock pulses from the reference clock during phases of the test that do not require the maximum level of activity or in which the performance of the circuit is not to be evaluated; and, suppressing no clock pulses from the reference clock in phases of the test in which the performance of the circuit is to be evaluated, so that the conditions are substantially as those of normal mode of operation of the circuit.

23 Claims, 3 Drawing Sheets



735