



US005349587A

United States Patent [19][11] **Patent Number:** **5,349,587****Nadeau-Dostie et al.**[45] **Date of Patent:** **Sep. 20, 1994****[54] MULTIPLE CLOCK RATE TEST
APPARATUS FOR TESTING DIGITAL
SYSTEMS**

[75] Inventors: Benoit Nadeau-Dostie, Aylmer; Abu S. M. Hassan, Nepean; Dwayne M. Burek, Nepean; Stephen K. Sunter, Nepean, all of Canada

[73] Assignee: Northern Telecom Limited, Montreal, Canada

[21] Appl. No.: 858,377

[22] Filed: Mar. 26, 1992

[51] Int. Cl.⁵ A04B 17/00; G01R 31/28

[52] U.S. Cl. 371/22.3; 371/27

[58] Field of Search 371/22.3, 22.4, 22.5, 371/22.6, 27

[56] References Cited**U.S. PATENT DOCUMENTS**

| | | | |
|-----------|---------|------------------------|-----------|
| 3,781,829 | 12/1973 | Singh | 340/173 R |
| 4,503,537 | 3/1985 | McAnney | 371/25 |
| 4,759,021 | 7/1988 | Kawaguchi et al. | 371/27 |
| 4,849,702 | 7/1989 | West et al. | 371/27 |
| 4,897,838 | 1/1990 | Tateishi | 371/22.3 |
| 4,912,340 | 3/1990 | Wilcox et al. | 307/269 |
| 4,945,536 | 7/1990 | Honcu | 371/22.3 |
| 5,043,986 | 8/1991 | Argawal et al. | 371/22.3 |
| 5,159,598 | 10/1992 | Welles, II et al. | 371/22.3 |
| 5,265,102 | 11/1993 | Saito | 371/27 |

OTHER PUBLICATIONS

"Self-Testing of Multichip Logic Modules", Paul H. Bardell and William H. McAnney, IBM Corp., 1982 IEEE Test Conference.

Primary Examiner—Robert W. Beausoliel, Jr.

Assistant Examiner—Joseph E. Palys

Attorney, Agent, or Firm—C. W. Junkin

[57] ABSTRACT

In methods and apparatus for testing a digital system, scannable memory elements of the digital system are configured in a scan mode in which the memory elements are connected to define a plurality of scan chains. A test stimulus pattern is clocked into each of the scan chains at a respective clock rate, at least two of the clock rates being different from one another. The memory elements of each scan chain are then configured in a normal operation mode in which the memory elements are interconnected by the combinational network for at least one clock cycle at a highest of the respective clock rates. The memory elements are then reconfigured in the scan mode, and a test response pattern is clocked out of each of the scan chains at its respective clock rate. The methods and apparatus are particularly useful for testing digital systems such as digital integrated circuits in which different memory elements are clocked at different rates during normal operation.

19 Claims, 7 Drawing Sheets