

## US006745359B2

# (12) United States Patent

## Nadeau-Dostie

US 6,745,359 B2 (10) Patent No.:

Jun. 1, 2004 (45) Date of Patent:

#### METHOD OF MASKING CORRUPT BITS (54)**DURING SIGNATURE ANALYSIS AND CIRCUIT FOR USE THEREWITH**

Benoit Nadeau-Dostie, Aylmer (CA)

Assignee: LogicVision, Inc., San Jose, CA (US)

Subject to any disclaimer, the term of this Notice:

patent is extended or adjusted under 35 U.S.C. 154(b) by 103 days.

Appl. No.: 10/162,917

Jun. 6, 2002 Filed:

(65)**Prior Publication Data** 

US 2003/0229833 A1 Dec. 11, 2003

(51)

U.S. Cl. 714/726 (52)

(58)714/726, 727; 326/16

#### (56)**References Cited**

### U.S. PATENT DOCUMENTS

4,503,537 A 3/1985 McAnney 3/1989 Jacobs et al. 4,817,093 A

12/1997 Butler et al. 5,694,402 A 3/1999 Ranson et al. 5,887,003 A 12/2000 Wagner et al. 6,158,033 A 11/2002 Satoh 6,477,672 B1 6,557,129 B1 4/2003 Rajski et al.

### FOREIGN PATENT DOCUMENTS

WO WO 01/38889 A1 5/2001

#### OTHER PUBLICATIONS

Rajski et al., "Fault Diagnosis in Scan-Based Designs", International Test Conference 1997 Proceedings, Nov. 1–6, 1997, p. 894–902, Washington, D.C.

Primary Examiner—Albert Decady Assistant Examiner—Shelly A Chase (74) Attorney, Agent, or Firm—Eugene E. Proulx

#### (57)**ABSTRACT**

A method of masking corrupt bits in test response pattern scan chains in an integrated circuit, comprising loading and applying a set of test patterns in the scan chains so as to obtain corresponding test response patterns; and masking bits of the test response patterns located in scan chains identified by a chain mask and at a position identified by a position mask.

#### 55 Claims, 3 Drawing Sheets

