



(12) **Patent Application Publication**
NADEAU-DOSTIE et al.

(43) **Pub. Date:** **Feb. 11, 2010**

(60) Provisional application No. 60/693,778, filed on Jun. 27, 2005.

Publication Classification

(51) **Int. Cl.**
G11C 29/10 (2006.01)
G06F 11/263 (2006.01)

(52) **U.S. Cl.** **714/719**; 714/E11.177

(57) **ABSTRACT**

A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.

(22) Filed: **Oct. 15, 2009**

Related U.S. Application Data

(63) Continuation of application No. 11/439,497, filed on May 24, 2006, now Pat. No. 7,617,425.

