



US 20030146777A1

(19) **United States**(12) **Patent Application Publication**

Nadeau-Dostie et al.

(10) **Pub. No.: US 2003/0146777 A1**(43) **Pub. Date: Aug. 7, 2003**(54) **METHOD AND CIRCUITRY FOR CONTROLLING CLOCKS OF EMBEDDED BLOCKS DURING LOGIC BIST TEST MODE****Publication Classification**(51) **Int. Cl.<sup>7</sup> ..... H03K 19/00**(52) **U.S. Cl. .... 326/93**(76) **Inventors: Benoit Nadeau-Dostie, Aylmer (CA); Jean-Francois Cote, Chelsea (CA)**

Correspondence Address:

**LOGICVISION (CANADA), INC.  
1525 CARLING AVENUE, SUITE 404  
OTTAWA, ON K1Z 8R9 (CA)**(21) **Appl. No.: 10/125,384**(22) **Filed: Apr. 19, 2002****Related U.S. Application Data**(60) **Provisional application No. 60/353,951, filed on Feb. 5, 2002.**(57) **ABSTRACT**

One aspect of the invention is generally defined as a method of designing an integrated circuit for distributing test clock signals to embedded cores having at least one core functional clock input, the method comprising, for each core, providing a clock gating circuit for selectively disabling a core functional clock signal applied to a core primary clock input; and providing a core clock selection circuit for each secondary core functional clock input for selecting one of a core functional clock signal output by the gating circuit and a core test clock signal and applying a selected signal to the each secondary core functional clock input.

