

US007155651B2

(12) United States Patent

Nadeau-Dostie et al.

US 7,155,651 B2 (10) Patent No.:

(45) Date of Patent: Dec. 26, 2006

CLOCK CONTROLLER FOR AT-SPEED (54)TESTING OF SCAN CIRCUITS

- Inventors: Benoit Nadeau-Dostie, Gatineau (CA); Jean-François Côté, Chelsea (CA)
- Assignee: LogicVision, Inc., San Jose, CA (US)
- Subject to any disclaimer, the term of this Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 194 days.

- Appl. No.: 11/013,319
- (22)Filed: Dec. 17, 2004

(65)**Prior Publication Data**

US 2005/0240847 A1 Oct. 27, 2005

Related U.S. Application Data

- Provisional application No. 60/564,210, filed on Apr. 22, 2004.
- Int. Cl. (51)G01R 31/28 (2006.01)
- (58)713/322; 714/30, 731, 729, 726 See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

6,115,439 A *	9/2000	Andresen et al 375/376
6.115.827 A	9/2000	Nadeau-Dostie et al.

6,145,105 A	11/2000	Nadeau-Dostie et al.
6,327,684 B1	12/2001	Nadeau-Dostie et al.
6,330,681 B1*	12/2001	Cote et al 713/322
6,442,722 B1	8/2002	Nadeau-Dostie et al.
6,467,044 B1	10/2002	Lackey
6,510,534 B1	1/2003	Nadeau-Dostie et al.
6,665,817 B1*	12/2003	Rieken 714/30
6,877,123 B1*	4/2005	Johnston et al 714/731
6,954,887 B1*	10/2005	Wang et al 714/729
6,966,021 B1*	11/2005	Rajski et al 714/726
7,007,213 B1*	2/2006	Wang et al 714/729

* cited by examiner

Primary Examiner—David Ton (74) Attorney, Agent, or Firm—Eugene E. Prouix

(57)**ABSTRACT**

A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.

29 Claims, 7 Drawing Sheets

