

VNH5019A-E

Automotive fully integrated H-bridge motor driver

Features

Туре	R _{DS(on)}	I _{out}	V _{ccmax}
VNH5019A-E	18 mΩ typ (per leg)	30 A	41 V

■ ECOPACK®: lead free and RoHS compliant

Automotive Grade: compliance with AEC guidelines

■ Output current: 30 A

■ 3 V CMOS compatible inputs

■ Undervoltage and overvoltage shutdown

■ High-side and low-side thermal shutdown

Cross-conduction protection

Current limitation

Very low standby power consumption

PWM operation up to 20 khz

Protection against:

Loss of ground and loss of V_{CC}

 Current sense output proportional to motor current

■ Charge pump output for reverse polarity protection

 Output protected against short to ground and short to V_{CC}

Description

The VHN5019A-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high-side drivers and two low-side switches. The high-side driver switch is designed using STMicroelectronics' well known and proven proprietary VIPower[®] M0 technology that allows to efficiently integrate on the same die a true



Power MOSFET with an intelligent signal/protection circuit.

The three dice are assembled in MultiPowerSO-30 package on electrically isolated lead-frames. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. The input signals $\rm IN_A$ and $\rm IN_B$ can directly interface to the microcontroller to select the motor direction and the brake condition.

The DIAG_A/EN_A or DIAG_B/EN_B, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The CS pin allows to monitor the motor current by delivering a current proportional to its value when CS_DIS pin is driven low or left open. The PWM, up to 20 KHz, lets us to control the speed of the motor in all possible conditions. In all cases, a low-level state on the PWM pin turns-off both the LS_A and LS_B switches. When PWM rises to a high-level, LS_A or LS_B turn-on again depending on the input pin state.

Output current limitation and thermal shutdown protects the concerned high-side in short to ground condition.

The short to battery condition is revealed by the overload detector or by thermal shutdown that latches off the relevant low-side.

Active V_{CC} pin voltage clamp protects the device against low energy spikes in all configurations for the motor.

CP pin provides the necessary gate drive for an external n-channel PowerMOS used for reverse polarity protection.

December 2011 Doc ID 15701 Rev 8 1/37

Contents VNH5019A-E

Contents

1	Bloc	k diagr	am and pin description	5
2	Elec	trical s _l	pecifications	9
	2.1	Absolu	ute maximum ratings	9
	2.2	Therm	nal data	10
	2.3	Electri	cal characteristics	11
	2.4	Wavef	orms and truth table	14
	2.5	Revers	se battery protection	19
3	Pack	age an	d PCB thermal data	26
	3.1	MultiP	owerSO-30 thermal data	26
		3.1.1	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	27
		3.1.2	Thermal calculation in transient mode	27
4	Pack	kage an	d packing information	30
	4.1	ECOP	ACK [®]	30
	4.2	MultiP	owerSO-30 mechanical data	30
	4.3	MultiP	owerSO-30 suggested land pattern	32
	4.4	MultiP	owerSO-30 packing information	33
5	Orde	er codes	s	34
6	Revi	sion his	storv	35

577

VNH5019A-E List of tables

List of tables

Table 1.	Suggested connections for unused and not connected pins	6
Table 2.	Pin definitions and functions	
Table 3.	Block descriptions	
Table 4.	Absolute maximum rating	
Table 5.	Thermal data	10
Table 6.	Power section	11
Table 7.	Logic inputs (INA, INB, ENA, ENB,PWM, CS_DIS)	
Table 8.	Switching (V _{CC} = 13 V, R _{LOAD} = 0.87 W, Tj = 25 °C)	12
Table 9.	Protection and diagnostic	12
Table 10.	Current sense (8 V < V _{CC} < 21 V)	13
Table 11.	Charge pump	14
Table 12.	Truth table in normal operating conditions	14
Table 13.	Truth table in fault conditions (detected on OUTA)	16
Table 14.	Electrical transient requirements (part 1)	18
Table 15.	Electrical transient requirements (part 2)	18
Table 16.	Electrical transient requirements (part 3)	18
Table 17.	Thermal calculation in clockwise and anti-clockwise operation in steady-state mode	27
Table 18.	Thermal parameters	29
Table 19.	MultiPowerSO-30 mechanical data	31
Table 20.	Device summary	34
Table 21.	Document revision history	35



List of figures VNH5019A-E


List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	
Figure 3.	Current and voltage conventions	9
Figure 4.	Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection	on
	(option A)	. 15
Figure 5.	Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection	on
	(option B)	. 16
Figure 6.	Behavior in fault condition (how a fault can be cleared)	. 17
Figure 7.	Definition of the delay times measurement	. 19
Figure 8.	Definition of the low-side switching times	. 20
Figure 9.	Definition of the high-side switching times	. 20
Figure 10.	Definition of dynamic cross conduction current during a PWM operation	. 21
Figure 11.	Waveforms in full bridge operation (part 1)	. 22
Figure 12.	Waveforms in full bridge operation (part 2)	. 23
Figure 13.	Definition of delay response time of sense current	. 24
Figure 14.	Half-bridge configuration	. 24
Figure 15.	Multi-motors configuration	. 25
Figure 16.	MultiPowerSO-30™ PC board	. 26
Figure 17.	Chipset configuration	. 26
Figure 18.	Auto and mutual Rthj-amb vs PCB copper area in open box free air condition	. 26
Figure 19.	Chipset configuration	. 27
Figure 20.	MultiPowerSO-30 HSD thermal impedance junction ambient single pulse	. 28
Figure 21.	MultiPowerSO-30 LSD thermal impedance junction ambient single pulse	. 28
Figure 22.	Thermal fitting model of an H-bridge in MultiPowerSO-30	. 29
Figure 23.	MultiPowerSO-30 package dimensions	. 30
Figure 24.	MultiPowerSO-30 suggested pad layout	. 32
Figure 25.	MultiPowerSO-30 tube shipment (no suffix)	. 33
Figure 26.	MultiPowerSO-30 tape and reel shipment (suffix "TR")	. 33

577

1 Block diagram and pin description





577

Doc ID 15701 Rev 8

OUT_A [OUTA N.C. N.C. OUT_A ☐ GND_A V_{CC} [Heat Slug2 IN_A] GND_A EN_A/DIAG_A [GND_{A} CS_DIS [PWM [N.C. V_{CC} CS [\Box V_{CC} Heat Slug1 EN_B/DIAG_B [N.C. IN_B [OUT_B CP [☐ GND_B OUTB V_{BAT} [] GND_B Heat Slug3 V_{CC} GND_B N.C. N.C. OUT_B

Figure 2. Configuration diagram (top view)

Table 1. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	OUTx	INPUTx, PWM DIAGx/ENx CS_DIS
Floating	Not allowed	Х	X	X
To ground	Through 1 kΩ resistor	х	Not allowed	Through 10 kΩ resistor

Table 2. Pin definitions and functions

idalo 21 I ili dollindollo dila idilodollo		
Pin	Symbol	Function
1, 25, 30	OUT _{A,} Heat Slug2	Source of high-side switch A / drain of low-side switch A, power connection to the motor
2,14,17, 22, 24,29	N.C.	Not connected
3, 13, 23	V _{CC} , Heat Slug1	Drain of high-side switches and connection to the drain of the external PowerMOS used for the reverse battery protection
12	V _{BAT}	Battery connection and connection to the source of the external PowerMOS used for the reverse battery protection
5	EN _A /DIAG _A	Status of high-side and low-side switches A; open drain output. This pin must be connected to an external pull-up resistor. When externally pulled low, it disables half-bridge A. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), this pin is pulled low by the device (see <i>Table 13: Truth table in fault conditions (detected on OUTA)</i>)

Table 2. Pin definitions and functions (continued)

Pin	Symbol	Function
6	CS_DIS	Active high CMOS compatible pin to disable the current sense pin
4	IN _A	Clockwise input. CMOS compatible
7	PWM	PWM input. CMOS compatible.
8	CS	Output of current sense. This output delivers a current proportional to the motor current, if CS_DIS is low or left open. The information can be read back as an analog voltage across an external resistor.
9	EN _B /DIAG _B	Status of high-side and low-side switches B; Open drain output. This pin must be connected to an external pull up resistor. When externally pulled low, it disables half-bridge B. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), this pin is pulled low by the device (see <i>Table 13: Truth table in fault conditions (detected on OUTA)</i> .
10	IN _B	Counter clockwise input. CMOS compatible
11	СР	Connection to the gate of the external MOS used for the reverse battery protection
15, 16, 21	OUT _{B,} Heat Slug3	Source of high-side switch B / drain of low-side switch B, power connection to the motor
26, 27, 28	GND _A	Source of low-side switch A and power ground ⁽¹⁾
18, 19, 20	GND _B	Source of low-side switch B and power ground ⁽¹⁾

^{1.} GNDA and GNDB must be externally connected together

Table 3. Block descriptions⁽¹⁾

Name	Description
Logic control	Allows the turn-on and the turn-off of the high-side and the low-side switches according to the <i>Table 12</i> .
Overvoltage + undervoltage	Shut down the device outside the range [4.5 V to 24 V] for the battery voltage.
High-side, low-side and clamp voltage	Protect the high-side and the low-side switches from the high-voltage on the battery line in all configuration for the motor.
High-side and low-side driver	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
Linear current limiter	Limits the motor current, by reducing the high-side switch gate-source voltage when short-circuit to ground occurs.
High-side and low-side overtemperature protection	In case of short-circuit with the increase of the junction's temperature, it shuts down the concerned driver to prevent its degradation and to protect the die.
Low-side overload detector	Detects when low-side current exceeds shutdown current and latches off the concerned low-side.

577

Doc ID 15701 Rev 8

7/37

Table 3. Block descriptions⁽¹⁾ (continued)

Name	Description
Charge pump	Provides the voltage necessary to drive the gate of the external PowerMOS used for the reverse polarity protection
Fault detection	Signalizes an abnormal condition of the switch (output shorted to ground or output shorted to battery) by pulling down the concerned ENx/DIAGx pin.
Power limitation	Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.

^{1.} See Figure 1

2 Electrical specifications




Figure 3. Current and voltage conventions

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

Table 7. Absolute IllaxIlliulli Tatiliu	Table 4.	Absolute	maximum	rating
---	----------	----------	---------	--------

Symbol	Parameter	Value	Unit
V _{BAT}	Maximum battery voltage ⁽¹⁾	-16 +41	V V
V _{CC}	Maximum bridge supply voltage	+ 41	V
I _{max}	Maximum output current (continuous)	30	Α
I _R	Reverse output current (continuous)	-30	Α
I _{IN}	Input current (IN _A and IN _B pins)	+/- 10	mA
I _{EN}	Enable input current (DIAG _A /EN _A and DIAG _B /EN _B pins)	+/- 10	mA
I _{pw}	PWM input current	+/- 10	mA
I _{CP}	CP output current	+/- 10	mA
I _{CS_DIS}	CS_DIS input current	+/- 10	mA

477

Doc ID 15701 Rev 8

9/37

 Table 4.
 Absolute maximum rating (continued)

Symbol	Parameter	Value	Unit
V _{CS}	Current sense maximum voltage	V _{CC} - 41 +V _{CC}	V V
V _{ESD}	Electrostatic discharge (human body model: R = 1.5 k Ω , C = 100 pF)	2	kV
T _c	Case operating temperature	-40 to 150	°C
T _{STG}	Storage temperature	-55 to 150	°C

^{1.} This applies with the n-channel MOSFET used for the reverse battery protection. Otherwise V_{BAT} has to be shorted to V_{CC} .

2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Max. value	Unit
Ь	Thermal resistance junction-case HSD	1.7	°C/W
R _{thj-case}	Thermal resistance junction-case LSD	3.2	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 18	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 21 V, -40 $^{\circ}$ C < T_j < 150 $^{\circ}$ C, unless otherwise specified.

Table 6. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating bridge supply voltage		5.5		24	V
I _S	Supply current	OFF-state with all fault cleared and ENx = 0 V (standby): $IN_A = IN_B = PWM = 0; T_j = 25 ^{\circ}C; V_{CC} = 13 V$ $IN_A = IN_B = PWM = 0$ $OFF\text{-state (no standby):}$ $IN_A = IN_B = PWM = 0; ENx = 5 V$		10	15 60 6	μΑ μΑ mA
		ON-state: IN_A or $IN_B = 5$ V, no PWM IN_A or $IN_B = 5$ V, PWM = 20 kHz		4	8 8	mA mA
R _{ONHS}	Static high-side	I _{OUT} = 15 A; T _j = 25 °C		12.0		mΩ
014110	resistance	$I_{OUT} = 15 \text{ A}; T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$			26.5	
R _{ONLS}	Static low-side	I _{OUT} = 15 A; T _j = 25 °C		6.0		mΩ
TONES	resistance	I_{OUT} = 15 A; T_j = - 40 °C to 150 °C			11.5	11122
V _f	High-side free-wheeling diode forward voltage	I _f = 15 A, T _j = 150 °C		0.6	0.8	٧
	High-side OFF-state	$T_j = 25$ °C; $V_{OUTX} = EN_X = 0$ V; $V_{CC} = 13$ V			3	_
I _{L(off)} output current (per channel)		T _j = 125 °C; V _{OUTX} = EN _X = 0 V; V _{CC} = 13 V			5	μA

Table 7. Logic inputs (INA, INB, ENA, ENB, PWM, CS_DIS)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Low-level input voltage	Normal operation (DIAG $_{\rm X}$ /EN $_{\rm X}$ pin acts as an input pin)			0.9	٧
V _{IH}	High-level input voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	2.1			V
I _{INL}	Low-level input current	V _{IN} = 0.9 V	1			μΑ
I _{INH}	High-level input current	V _{IN} = 2.1 V			10	μΑ
V _{IHYST}	Input hysteresis voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	0.15			٧

577

Table 7. Logic inputs (IN_A, IN_B, EN_A, EN_B, PWM, CS_DIS) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	Input clamp voltage	I _{IN} = 1 mA	5.5	6.3	7.5	W
V _{ICL}	input clamp voltage	I _{IN} = -1 mA	-1.0	-0.7	-0.3	V
V _{DIAG}	Enable low-level output voltage	Fault operation (DIAG _X /EN _X pin acts as an output pin); I _{EN} = 1 mA			0.4	٧

Table 8. Switching ($V_{CC} = 13 \text{ V}$, $R_{LOAD} = 0.87 \Omega$, $Tj = 25 ^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
f	PWM frequency		0		20	kHz
t _{d(on)}	HSD rise time	Input rise time < 1μs (see <i>Figure 9</i>)			250	μs
t _{d(off)}	HSD fall time	Input rise time < 1μs (see <i>Figure 9</i>)			250	μs
t _r	LSD rise time	(see Figure 8)		1	2	μs
t _f	LSD fall time	(see Figure 8)		1	2	μs
t _{DEL}	Delay time during change of operating mode	(see Figure 7)	200	400	1600	μs
t _{rr}	High-side free wheeling diode reverse recovery time	(see Figure 10)		110		ns
I _{RM}	Dynamic cross-conduction current	I _{OUT} = 15 A (see <i>Figure 10</i>)		2		Α

Table 9. Protection and diagnostic

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V _{USD}	V _{CC} undervoltage shutdown			4.5	5.5	V
V _{USDhyst}	V _{CC} undervoltage shutdown hysteresis			0.5		V
V _{OV}	V _{CC} overvoltage shutdown		24	27	30	V
I _{LIM_H}	High-side current limitation		30	50	70	Α
I _{SD_LS}	Low-side shutdown current		70	115	160	Α
V _{CLPHS} ⁽¹⁾	High-side clamp voltage $(V_{CC}$ to $OUT_A = 0$ or $OUT_B = 0)$	I _{OUT} = 15 A	43	48	54	V
V _{CLPLS} ⁽¹⁾	Low-side clamp voltage $(OUT_A = V_{CC} \text{ or } OUT_B = V_{CC} \text{ to GND})$	I _{OUT} = 15 A	27	30	33	V
T _{TSD} ⁽²⁾	Thermal shutdown temperature	V _{IN} = 2.1 V	150	175	200	°C

Table 9. Protection and diagnostic (continued)

Symbol	Symbol Parameter Test conditions		Min	Тур	Max	Unit
T _{TSD_LS}	Low-side thermal shutdown temperature	V _{IN} = 0 V	150	175	200	°C
T _{TR} ⁽³⁾	Thermal reset temperature		135			°C
T _{HYST} ⁽³⁾	Thermal hysteresis		7	15		°C

- 1. The device is able to pass the ESD and ISO pulse requirements as specified in the *Table 15*.
- 2. $\,\, T_{TSD}$ is the minimum threshold temperature between HS and LS $\,$
- 3. Valid for both HSD and LSD

Table 10. Current sense (8 V < V_{CC} < 21 V)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
Κ ₀	lout/Isense	$I_{OUT} = 3 \text{ A, V}_{SENSE} = 0.5 \text{ V,}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	4670	7110	10110	
dK ₀ /K ₀	Analog current sense ratio drift	I _{OUT} = 3 A; V _{SENSE} = 0.5 V, T _j = -40 °C to 150 °C	-19		19	%
К ₁	lout/Isense	I _{OUT} = 8 A, V _{SENSE} = 1.3V, T _j = -40 °C to 150°C	6060	7030	8330	
dK ₁ /K ₁	Analog current sense ratio drift	I _{OUT} = 8 A; V _{SENSE} = 1.3V, T _j = -40 °C to 150 °C	-14		14	%
K ₂	lout/Isense	$I_{OUT} = 15 \text{ A, V}_{SENSE} = 2.4 \text{ V,}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	6070	6990	7810	
dK ₂ /K ₂	Analog current sense ratio drift	I _{OUT} = 15 A; V _{SENSE} = 2.4 V, T _j = -40 °C to 150 °C	-12		12	%
K ₃	lout/Isense	$I_{OUT} = 25 \text{ A, V}_{SENSE} = 4 \text{ V,}$ $T_j = -40 ^{\circ}\text{C} \text{ to } 150 ^{\circ}\text{C}$	6000	6940	7650	
dK ₃ /K ₃	Analog current sense ratio drift	I _{OUT} =25 A; V _{SENSE} = 4 V, T _j = -40 °C to 150 °C	-12		12	%
V _{SENSE}	Max analog sense output voltage	$I_{OUT} = 15 \text{ A}, R_{SENSE} = 1.1 \text{ k}\Omega$	5			V
1	Analog sense leakage current	$I_{OUT} = 0 \text{ A, } V_{SENSE} = 0 \text{ V, } V_{CSD} = 5 \text{ V,}$ $V_{IN} = 0 \text{ V,}$ $T_j = -40 \text{ to } 150^{\circ}\text{C}$	0		5	μΑ
ISENSEO	Analog sense leakage current	$I_{OUT} = 0 \text{ A, } V_{SENSE} = 0 \text{ V, } V_{CSD} = 0 \text{ V,}$ $V_{IN} = 5 \text{ V,}$ $T_j = -40 \text{ to } 150^{\circ}\text{C}$	0		100	μΛ
t _{DSENSEH}	Delay response time from falling edge of CS_DIS pin	V _{IN} = 5 V, V _{SENSE} < 4 V, I _{OUT} = 8 A, I _{SENSE} = 90% of I _{SENSEmax} (see fig <i>Figure 13</i>)			50	μs
t _{DSENSEL}	Delay response time from rising edge of CS_DIS pin	V _{IN} = 5 V, V _{SENSE} < 4 V, I _{OUT} = 8 A, I _{SENSE} = 10% of I _{SENSEmax} (see fig <i>Figure 13</i>)			20	μs



Doc ID 15701 Rev 8

13/37

Table 11. Charge pump

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V _{CP}	Charge pump output	EN _X = 5 V	V _{CC} + 5		V _{CC} + 10	V
V CP	voltage	EN _X = 5 V, V _{CC} = 4.5 V		10.5		V
I _{BAT}	Charge pump standby current	EN _A = EN _B = 0 V		200		nA

2.4 Waveforms and truth table

In normal operating conditions the $\mathsf{DIAG}_X/\mathsf{EN}_X$ pin is considered as an input pin by the device. This pin must be externally pulled-high

PWM pin usage: in all cases, a "0" on the PWM pin turns-off both LS_A and LS_B switches. When PWM rises back to "1", LS_A or LS_B turn-on again depending on the input pin state.

Table 12. Truth table in normal operating conditions

IN _A	IN _B	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	CS (V _{CSD} = 0 V)	Operating mode
1	1	1	1	Н	Н	High imp.	Brake to V _{CC}
1	0	1	1	Н	L	I _{SENSE} = I _{OUT} /K	Clockwise (CW)
0	1	1	1	L	Н	I _{SENSE} = I _{OUT} /K	Counterclockwise (CCW)
0	0	1	1	L	L	High imp.	Brake to GND

VBAT Reg 5V Tłlo 3.3K 3.3K V_{BAT} Vcc DIAG_B/EN_B 1K СP DIAGA/ENA 1K HSA PWN μС OUTB OUTA IN_B 1K INA LSA LSB CS 10K -, C 33nF 1.5K **GND**B **GND**_A The external N-channel Power MOSFET used for the reverse battery protection should have the following characteristics: - BVdss > 20 V (for a reverse battery of -16 V); - R_{DS(on)} < 1/3 of H-bridge total R_{DS(on)} - Standard Logic Gate Driving

Figure 4. Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection (option A)

577

Vcc +5V Reg 5V CP Vcc V_{BAT} 3.3K 3.3K DIAG_B/EN_B 1K DIAGA/ENA 1K HSA μС OUTB IN۵ 1K IN_B LSA 1K LSB CS 10K С 33nF 1.5K $\overline{\mathsf{GND}}_\mathsf{A}$ **GND**_B Note: The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple onto supply line at PWM operation. Stored energy of the motor inductance may flyback into the blocking capacitor, if the bridge driver goes into 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, 500 µF per 10 A load current is recommended.

Figure 5. Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection (option B)

Table 13. Truth table in fault conditions (detected on OUT_△)

INA	IN _B	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	CS (V _{CSD} =0V)	
1	1				Н	High	
'	0		1		L	impedance	
0	1	0	l	OPEN	Н	I _{OUTB} /K	
	0				L	High	
Х	Х		0		OPEN	impedance	
		Fault Info	ormation	Protecti	on Action		

Note:

In normal operating conditions the $DIAG_X/EN_X$ pin is considered as an input pin by the device. This pin must be externally pulled high.

In case of a fault condition the DIAG_X/EN_X pin is considered as an output pin by the device.

577

The fault conditions are:

- overtemperature on one or both high-sides (for example, if a short to ground occurs as it could be the case described in line 1 and 2 in the *Table 14*);
- Short to battery condition on the output (saturation detection on the low-side Power MOSFET).

Possible origins of fault conditions may be:

- OUT_A is shorted to ground. It follows that, high-side A is in overtemperature state.
- OUT_A is shorted to V_{CC}. It follow that, low-side Power MOSFET is in saturation state.

When a fault condition is detected, the user can know which power element is in fault by monitoring the IN_A , IN_B , $DIAG_A/EN_A$ and $DIAG_B/EN_B$ pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn-on the respective output (OUT_X) again, the input signal must rise from low-level to high-level.




Figure 6. Behavior in fault condition (how a fault can be cleared)

Note:

In case of the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:

- Clear the fault in the device (toggle: INA if ENA=0 or INB if ENB=0)
- Pull low all inputs, PWM and Diag/EN pins within tDEL.

If the Diag/En pins are already low, PWM=0, the fault can be cleared simply toggling the input. The device enters in stby mode as soon as the fault is cleared.

Table 14. Electrical transient requirements (part 1)

ISO T/R		Test level							
7637/1 Test Pulse	I	II	III	IV	Delay and impedance				
1	-25 V	-50 V	-75 V	-100 V	2 ms, 10 Ω				
2	+25 V	+50 V	+75 V	+100 V	0.2 ms, 10 Ω				
За	-25 V	-50 V	-100 V	-150 V	0.1 μs, 50 Ω				
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs, 50 Ω				
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω				
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω				

Table 15. Electrical transient requirements (part 2)

ISO T/R 7637/1 Test Pulse	Test levels			
	I	II	III	IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	E	Е	E

Table 16. Electrical transient requirements (part 3)

Class	Contents		
С	All functions of the device are performed as designed after exposure to disturbance.		
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.		

2.5 Reverse battery protection


Against reverse battery condition the charge pump feature allows to use an external N-channel MOSFET connected as shown in the typical application circuit (see *Figure 4*).

As alternative option, a N-channel MOSFET connected to GND pin can be used (see typical application circuit in figure *Figure 5*).

With this configuration we recommend to short V_{BAT} pin to V_{CC}.

The device sustains no more than -30 A in reverse battery conditions because of the two body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH5019A-E is pulled-down to the V_{CC} line (approximately -1.5 V). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If I_{Rmax} is the maximum target reverse current through microcontroller I/Os, series resistor is:


$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$



PWM t ∳ V_{OUTA, B} ****90% 80% 10% t

Figure 8. Definition of the low-side switching times





577





Figure 10. Definition of dynamic cross conduction current during a PWM operation



Figure 11. Waveforms in full bridge operation (part 1)






Figure 12. Waveforms in full bridge operation (part 2)



Doc ID 15701 Rev 8

23/37

INPUT
CS_DIS
LOAD CURRENT
CURRENT SENSE

tDSENSEL

Figure 13. Definition of delay response time of sense current

The VNH5019A-E can be used as a high power half-bridge driver achieving an on- resistance per leg of 9.5 m Ω . The figure below shows the suggested configuration:

Figure 14. Half-bridge configuration V_{CC} CP CP V_{CC} IN_B DIAG_A/EN_A V_{BAT} V_{BAT} DIAG_B/EN_B DIAG_B/EN_B PWM^¹ CS_DIS CS_DIS OUT_A M OUTB OUT_A OUTB GND_B GND₄ GND_{R} GND₄

The VNH5019A-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor must be driven at a time. $DIAG_X/EN_X$ pins allow to put unused half-bridges in high-impedance. The figure below shows the suggested configuration:

577




Figure 15. Multi-motors configuration

577

Doc ID 15701 Rev 8 25/37

3 Package and PCB thermal data

3.1 MultiPowerSO-30 thermal data

Figure 16. MultiPowerSO-30™ PC board




Figure 17. Chipset configuration





Figure 18. Auto and mutual R_{thj-amb} vs PCB copper area in open box free air condition



3.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

Table 17. Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

Chip 1	Chip 2	Chip 3	Tjchip1	Tjchip2	Tjchip3
ON	OFF	ON	P _{dchip1} • R _{thA} + P _{dchip3} • R _{thAC} + T _{amb}	P _{dchip1} • R _{thAB} + P _{dchip3} • R _{thBC} + T _{amb}	P _{dchip1} • R _{thAC} + P _{dchip3} • R _{thC} + T _{amb}
ON	ON	OFF	P _{dchip1} • R _{thA} + P _{dchip2} • R _{thAB} + T _{amb}	P _{dchip1} • R _{thAB} + P _{dchip2} • R _{thB} + T _{amb}	$P_{dchip1} $
ON	OFF	OFF	P _{dchip1} • R _{thA} + T _{amb}	P _{dchip1} • R _{thAB} + T _{amb}	P _{dchip1} • R _{thAC} + T _{amb}
ON	ON	ON	$P_{dchip1} $	$\begin{aligned} & \text{Pdchip2} \bullet \text{R}_{\text{thB}} + \text{P}_{\text{dchip1}} \bullet \\ & \text{R}_{\text{thAB}} + \text{P}_{\text{dchip3}} \bullet \text{R}_{\text{thBC}} + \text{T}_{\text{amb}} \end{aligned}$	P _{dchip1} • R _{thAB} + P _{dchip2} • R _{thBC} + P _{dchip3} • R _{thC} + T _{amb}


3.1.2 Thermal calculation in transient mode

$$T_{hs} = P_{dhs} \bullet Z_{hs} + Z_{hsls} \bullet (Pd_{lsA} + Pd_{lsB}) + T_{amb}$$

$$T_{lsA} = Pd_{lsA} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsB} \bullet Z_{hsls} + T_{amb}$$

$$T_{lsB} = Pd_{lsB} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsA} \bullet Z_{hsls} + T_{amb}$$

Figure 19. Chipset configuration



Equation 1: pulse calculation formula

$$\begin{aligned} \textbf{Z}_{\textbf{TH}\delta} &= \textbf{R}_{TH} \cdot \delta + \textbf{Z}_{THtp} (1 - \delta) \\ &\text{where } \delta = \textbf{t}_p / \textbf{T} \end{aligned}$$





Figure 20. MultiPowerSO-30 HSD thermal impedance junction ambient single pulse








Figure 22. Thermal fitting model of an H-bridge in MultiPowerSO-30

Table 18. Thermal parameters⁽¹⁾

Area/island (cm ²)	Footprint	4	8	16
R1 = R7 (°C/W)	0.1			
R2 = R8 (°C/W)	0.3			
R3 = R10 = R16 (°C/W)	0.5			
R4 (°C/W)	6			
R5 (°C/W)	30	24	24	24
R6 (°C/W)	56	52	42	32
R9 = R15 (°C/W)	0.05			
R11 = R17 (°C/W)	0.7			
R12 = R18 (°C/W)	10			
R13 = R19 (°C/W)	36	26	26	26
R14 = R20 (°C/W)	56	42	36	28
R21 = R22 (°C/W)	35	25	25	25
R23 (°C/W)	160	150	150	150
C1 = C7 = C9 = C15 (W.s/°C)	0.005			
C2 = C8 (W.s/°C)	0.01			
C3 (W.s/°C)	0.03			
C4 (W.s/°C)	0.4			
C5 (W.s/°C)	1.5	2	2	2
C6 (W.s/°C)	3	4	5	6
C10 = C16 (W.s/°C)	0.015			
C11 = C17 (W.s/°C)	0.05			
C12 = C18 (W.s/°C)	0.3			
C13 = C19 (W.s/°C)	1.2	2	2	2
C14 = C20 (W.s/°C)	2.5	3	4	5
C21 = C22 = C23 (W.s/°C)	0.01	0.008	0.008	0.008

^{1.} The blank space means that the value is the same as the previous one.

577

Doc ID 15701 Rev 8

29/37

4 Package and packing information

4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.2 MultiPowerSO-30 mechanical data

Figure 23. MultiPowerSO-30 package dimensions





Table 19. MultiPowerSO-30 mechanical data

Orași de al	Data book mm			
Symbol -	Min.	Тур.	Max.	
А			2.35	
A2	1.85		2.25	
A3	0		0.1	
В	0.42		0.58	
С	0.23		0.32	
D	17.1	17.2	17.3	
Е	18.85		19.15	
E1	15.9	16	16.1	
е		1		
F1 5.55			6.05	
F2 4.6			5.1	
F3	F3 9.6		10.1	
L	0.8		1.15	
N			10°	
S	0°		7°	

Doc ID 15701 Rev 8 31/37

4.3 MultiPowerSO-30 suggested land pattern

Figure 24. MultiPowerSO-30 suggested pad layout



4.4 MultiPowerSO-30 packing information

The devices can be packed in tube or tape and reel shipments (see *Table 20: Device summary* for packaging quantities).

Figure 25. MultiPowerSO-30 tube shipment (no suffix)





Figure 26. MultiPowerSO-30 tape and reel shipment (suffix "TR")



Doc ID 15701 Rev 8 33/37

Order codes VNH5019A-E

5 Order codes

Table 20. Device summary

Package	Order codes		
rackage	Tube	Tape and reel	
MultiPowerSO-30	VNH5019A-E	VNH5019TR-E	

VNH5019A-E Revision history

6 Revision history

Table 21. Document revision history

Date	Revision	Changes
22-Jan-2008	1	Initial release.
04-Nov-2009	2	Uploaded corporate template by using V3 version Added <i>Table 5: Thermal data</i> Section 2.1: Absolute maximum ratings – Added text Table 6: Power section – I_S : added max value for $IN_A = IN_B = PWM = 0$; $T_j = 25$ °C; $V_{CC} = 13V$ in Test conditions, deleted $IN_A = IN_B = PWM = 0$ – V_f : changed Test conditions, changed typ/max value – I_{RM} : deleted and copied in Table 8: Switching ($V_{CC} = 13\ V$, $R_{LOAD} = 0.87\ W$, $T_j = 25\ °C$) whole row Table 8: Switching ($V_{CC} = 13\ V$, $R_{LOAD} = 0.87\ W$, $T_j = 25\ °C$) – t_{DEL} : changed min/typ/max value – Copied I_{RM} row by Table 6: Power section Updated Table 10: Current sense (8 $V < V_{CC} < 21\ V$) Table 11: Charge pump – V_{CP} : changed min/max value for $EN_X = 5\ V$, changed typ value for $EN_X = 5\ V$, $V_{CC} = 4.5\ V$ Updated Figure 11: Waveforms in full bridge operation (part 1) Updated Figure 12: Waveforms in full bridge operation (part 2) Added Chapter 4
16-Dec-2009	3	Updated following tables: - Table 6: Power section - Table 9: Protection and diagnostic - Table 10: Current sense (8 V < V _{CC} < 21 V) Added Figure 6: Behavior in fault condition (how a fault can be cleared) Added Chapter 3: Package and PCB thermal data
06-Apr-2010	4	Updated <i>Table 5: Thermal data</i> . <i>Table 6: Power section</i> : - I _S : updated test condition and max value Updated table notes on <i>Table 9: Protection and diagnostic</i> . <i>Table 10: Current sense (8 V < V_{CC} < 21 V)</i> : - dK ₀ /k ₀ , dK ₁ /k ₁ , dK ₃ /k ₃ : updated minimum end maximum values.
19-Apr-2010	5	Updated <i>Table 10: Current sense (8 V < V_{CC} < 21 V)</i> .
25-May-2010	6	Updated Features list. Updated Table 6: Power section.

Revision history VNH5019A-E

Table 21. Document revision history (continued)

Date	Revision	Changes
02-Sep-2010	7	Updated Table 5: Thermal data.
22-Dec-2011	8	Updated Figure 1: Block diagram Added Table 1: Suggested connections for unused and not connected pins Updated Table 3: Block descriptions Table 8: Switching (V _{CC} = 13 V, R _{LOAD} = 0.87 W, Tj = 25 °C): - T _{TSD} , T _{TR} , T _{HYST} : added note - T _{TSD_LS} : added row Updated Table 13: Truth table in fault conditions (detected on OUTA) Updated Figure 11: Waveforms in full bridge operation (part 1) and Figure 12: Waveforms in full bridge operation (part 2)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 15701 Rev 8

37/37