
State Machines Introduced

Lecture 8

- "Brains of the outfit"
- Use registers to save current state.
- Used to control datapath components
- In Verilog we build state machines pretty much like we would in software.


Finite State Machines






We want a circuit that fully opens the garage door when the push-button is momentarily pressed. Limit switch turns off the motor.

Garage Door Example




Truth Table for Motor Circuit FF

Push-	Limit	Current	D (next
Button	Switch	Q	Q)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




Garage Door Circuit Using D Flip-Flop (TCES 220 Method)



Motor State = M Pushbutton State = PB Limit Switch state = LS

Garage Door Opener States and Transitions



General FSM Architecture

You are used to forming the truth table (TT) for the combinational part:


- Inputs to TT would be the FSM inputs plus the current state
- Outputs to the TT would be the FSM outputs plus the next state

Verilog Code Design (Architecture)


- Name states with localparams
- Have State and NextState reg varialbes of the correct size
- Have a combinational loop and a sequential loop
- Combinational Loop
 Set all variables to default values
 Have a case for each state
 Have a default case
- Sequential Loop
 State <= NextState
 Take care of Reset here

SM Rules of Thumb


- Consider a laser surgery system
- Laser should be ON exactly 30 ns
- Assume a clock with a 10 ns period
- Example system where software in a µProcessor is not such a good idea.







Transitions only on clock edges



From F. Vahid's Digital Design, 2007

Example FSM

Verilog Laser Surgery FSM, Front end

```
// CombLogic (use blocking assignments)
always @ ( State, B ) begin
  case (State)
    S_Off: begin
      X = 0; // laser OFF
      if ( B == 0 ) begin
        StateNext = S Off; // button not pushed
      end
      else begin
        StateNext = S On1; // button pushed
      end
    end
    S On1: begin
      X = 1; // laser ON
      StateNext = S_On2; // always go to next state
    end
```

Combinational Logic Part


```
S_On2: begin
    X = 1; // laser ON
    StateNext = S_On3; // always transition to next state
end


S_On3: begin
    X = 1; // laster still ON
    StateNext = S_Off; // always transition to off state
end

default: begin
    X = 0;
    StateNext = S_Off;
end
endcase
end // always
```

Combinational Logic, cont.


State Register





Button Press Synchronizer

From F. Vahid's Digital Design, 2007



Button Press State Transition Diagram

Verilog for Button Synchronizer

```
// CombLogic
always @ ( State, Bi ) begin
  case (State)
     S_A: begin
      Bo = 0; // turn output OFF
       if ( Bi == 1'b1 )
         StateNext = S_B; // button push detected
       else
         StateNext = S A;
     end
     S_B: begin
      Bo <= 1; // turn output ON
       if ( Bi == 1'b1 )
         StateNext <= S_C;</pre>
      else
         StateNext = S A;
     end
```


Combinational Part

```
S_C: begin
       Bo = 0; // turn output OFF
       if ( Bi == 1'b1 )
         StateNext = S C; // stay in this state
       else
         StateNext = S_A; // otherwise, back to A
     end
     default: begin
      Bo = 0;
      StateNext = S A;
     end
   endcase
end // always
```

Combinational Part, cont.

```
// StateReg
always @( posedge Clk ) begin
        State <= StateNext; // new state
end // always
endmodule</pre>
```

State Register Part



Design a Verilog module that implements the state machine shown in the diagram.

Compile your design using Quartus.

Inspect the state machine that Quartus produces and verify that it's what you expected.

Test your design using ModelSim

Can You Build This State Machine?