


Homework 4

Homework 4: A Single Cycle CPU by Verilog

2014/10/22

梁益銓

Data Path



Requirement #1

- Required Instruction Set
 - and
 - or
 - add
 - sub
 - mul
 - addi


Requirement #2

- Translate the assembly code to machine code (next page)
- Register file: 32 registers
- Instruction Memory 1KBytes
- Data Memory: 32Bytes
- MUL OpCode:


0	rs	rt	rd	0	0x18
---	----	----	----	---	------

Instruction Translation

```
add $t0,$0,$0
addi $t1,$0,10
addi $t2,$0,13
mul $t3,$t1,$t1
addi $t1,$t1,1
sub $t2,$t2,$t1
and $t3,$t1,$t2
or $t4,$t2,$t3
```



```
000000_00000_00000_01000_00000_100000 //add $t0,$0,$0
001000_00000_01001_00000000000001010 //addi $t1,$0,10
001000_00000_01010_00000000000001101 //addi $t2,$0,13
000000_01001_01001_01011_00000_011000 //mul $t3,$t1,$t1
001000_01001_01001_00000000000000001 //addi $t1,$t1,1
000000_01010_01001_01010_00000_100010 //sub $t2,$t2,$t1
000000_01001_01010_01011_00000_100100 //and $t3,$t1,$t2
000000_01010_01011_01100_00000_100101 //or $t4,$t2,$t3
```



testbench.v

```

CPU CPU(
    .clk_i  (Clk),
    .rst_i  (Reset),
    .start_i(Start)
);

initial begin
    counter = 0;

    // initialize instruction memory
    for(i=0; i<128; i=i+1) begin
        CPU.Instruction_Memory.memory[i] = 32'b0;
    end

    // initialize Register File
    for(i=0; i<32; i=i+1) begin
        CPU.Registers.register[i] = 32'b0;
    end

    // Load instructions into instruction memory
    $readmemb("instruction.txt", CPU.Instruction_Memory.memory);

    // Open output file
    outfile = $fopen("output.txt") | 1;

    Clk = 0;
    Reset = 0;
    Start = 0;

    #(`CYCLE_TIME/4)
    Reset = 1;
    Start = 1;

end

```

CPU.v

```

module CPU
(
    clk_i,
    rst_i,
    start_i
);

// Ports
input          clk_i;
input          rst_i;
input          start_i;

/*
Control Control(
    .Op_i      (),
    .RegDst_o   (),
    .ALUOp_o   (),
    .ALUSrc_o   (),
    .RegWrite_o ()
);
*/

/*
Adder Add_PC(
    .data1_in   (),
    .data2_in   (),
    .data_o     ()
);
*/

PC PC(
    .clk_i      (),
    .rst_i      (),
    .start_i    (),
    .pc_i       (),
    .pc_o       ()
);

```


CPU.v

```
// Ports
input          clk_i;
input          rst_i;
input          start_i;

wire [31:0] inst_addr, inst;

Control Control(
    .Op_i          (inst[31:26]),
    .RegDst_o       (MUX_RegDst.select_i),
    .ALUOp_o        (ALU_Control.ALUOp_i),
    .ALUSrc_o       (/+???*/),
    .RegWrite_o     (/+???*/)
);

Adder Add_PC(
    .data1_in       (inst_addr),
    .data2_in       (32'd4),
    .data_o          (PC.pc_i)
);
```



Adder.v

```
module Adder
(
    data1_in,
    data2_in,
    data_o
);

input [31:0] data1_in, data2_in;
output [31:0] data_o;

assign data_o = data1_in + data2_in;

endmodule
```


Homework 4

- Requirements (1)
 - Source codes (*.v files)
 - [testbench.v](#)
 - [CPU.v](#)
 - [PC.v](#)
 - [Registers.v](#)
 - [Instruction_Memory.v](#)
 - Adder.v
 - Control.v
 - ALU_Control.v
 - Sign_Extend.v
 - ALU.v
 - MUX32.v
 - MUX5.v
- Requirements (2)
 - You should compress the folder as a .zip/.rar file
 - Machine Code text file
 - Instruction.txt (not need to modify)
 - Description
 - hw4_b01902xxx.pdf
- Deadline: 2014/11/17 23:59
 - Submission:
 - FTP:
 - IP address: 140.112.31.133
 - Port: 21 (default)
 - Username: ca
 - Password: ca2014fall