Project 2 Pipeline + L1 Data Cache

2014/12/17


Pipeline with L1 Data Cache

- Write a Verilog behavior Pipeline CPU with L1 Data Cache and off-chip data memory.
 - Size 16K Bytes
 - Data Width: 32Bytes
 - Memory access Latency: 10 cycle (send an acknowledge when finish access.)
- L1 Data Cache
 - Size: 1KBytes
 - Associative : direct mapped (one-way)
 - Cache line size : 32 Byte
 - Word addressable (0x00, 0x04, 0x08, 0x0C, ...)
 - Write Hit Policy: Write back
 - Write Miss Policy: Write allocate
 - (offset : 5bits, index: 5bits, tag:22bits)

Requirement

- Source code (put all .v files into "code" directory)
 - testBench.v
 - Initialize storage units
 - Load instruction.txt into instruction memory
 - Create clock signal
 - Output cycle count in each cycle
 - · Output Register File & Data Memory in each cycle
 - Print result to output.txt
 - Output cache status when memory access occurs.
 - Print result to cache.txt
- Report (project2_teamXX.doc)
 - Members & Team Work
 - How do you implement this project
 - Cache Controller in detail
 - Problems and solution of this project
- Put all file and directory into Project2_teamXX.zip
- Due Date: 1/5 Midnight

Project1 to Project2




System Block Diagram

enable: memory access enable


write: write data to memory ack: memory acknowledge

addr enable Data(32bits) MemRead Write address MemWrite Data (256bits) Data L1 Project 1 Data ack Memory Cache Data (256bits) Data(32bits) stall

CPU Data Path



Direct Mapped L1 Data Cache



Verilog Example Code

