## **x86 HW5**

2019.06.07

Jeon Jae Wook Sungkyunkwan Univ.



## **Contents**

- Describe about 4<sup>th</sup> Homework
- 5<sup>th</sup> Homework



#### TSS and Task Gate descriptor

```
TSS1Selector
                      20h
               egu
adt4:
   dw 068h
               ; Segment Limit 15:0
   dw 0000h ; Base Address 15:0
   db 00h ; Base Address 23:16
   db 89h ; present, ring 0, system, 32-bit TSS Type
   db 00h
               ; limit 19:16, flags
   db 00h
               : Base Address 31:24
TSS2Selector
                      28h
               eau
adt5:
   dw 068h
             ; Segment Limit 15:0
   dw 0000h ; Base Address 15:0
               : Base Address 23:16
   db 00h
   db 89h
             ; present, ring 0, system, 32-bit TSS Type
   db 00h
               ; limit 19:16, flags
   db 00h
               ; Base Address 31:24
TSS3Selector
                      30h
               eau
adt6:
   dw 068h
               ; Segment Limit 15:0
   dw 0000h : Base Address 15:0
   db 00h ; Base Address 23:16
   db 89h
               ; present, ring 0, system, 32-bit TSS Type
   db 00h
             ; limit 19:16, flags
   db 00h
               : Base Address 31:24
Task Gate Descriptor equ 50h
adt10:
   dw 00h
                       : Reserved
       TSS3Selector
                       ; TSS Segment Selector
       00h
                       : Reserved
       85h
                       ; present, ring 0, system, Task Gate Type
       00h
                       : Reserved
```



- Make TSS descriptor

```
mov eax, tss1
mov word [gdt4+2], ax
shr eax, 16
mov byte [gdt4+4], al
mov byte [gdt4+7], ah
```

```
TSS1Selector
                        20h
                egu
gdt4:
       068h
                ; Segment Limit 15:0
        0000h
                : Base Address 15:0
       00h
                ; Base Address 23:16
                 ; present, ring 0, system, 32-bit TSS Type
        00h
                 ; limit 19:16, flags
                : Base Address 31:24
    db
        00h
```



- Make Task Gate descriptor
  - TSS Segment Selector field of Task Gate descriptor
    ← TSS segment selector





#### Task Switching

- Initialize TSS field
- Task switching using Task Gate and TSS segment selector

```
:fill the value of tssl
mov word [tssl+96], LDTR1
                                    ;LDT seg sel
mov word [tssl+76], LDT CODE SEL1
                                    : DS
mov word [tssl+84], LDT DATA SEL1
mov word [tssl+80], LDT DATA SEL1
                                    ; SS
mov word [tssl+72], Video SEL
                                    ; ES
mov dword [tssl+32], Taskl
                                    ; EIP
mov dword [tssl+56], 0xA000
                                    : ESP
:fill the value of tss2
                                    ; LDT seg sel
mov word [tss2+96], LDTR2
mov word [tss2+76], LDT CODE SEL2
mov word [tss2+84], LDT DATA SEL2
                                    ; DS
                                   : SS
mov word [tss2+80], LDT DATA SEL2
mov word [tss2+72], Video SEL
                                    ; ES
mov dword [tss2+32], Task2
                                    ; EIP
mov dword [tss2+56], 0xB000
                                    ; ESP
;fill the value of tss3
mov word [tss3+96], LDTR3
                                    ; LDT seg sel
mov word [tss3+76], LDT CODE SEL3 0 ; CS
mov word [tss3+84], LDT DATA SEL3
                                  : DS
mov word [tss3+80], LDT DATA SEL3
                                  ; SS
mov word [tss3+72], Video SEL
                                    : ES
mov dword [tss3+32], Task3
                                    ; EIP
mov dword [tss3+56], 0xC000
                                    ; ESP
```

```
jmp TSS1Selector:0
```

Switching to Task1 using TSS segment selector

```
call TSS2Selector:0
```

Switching to Task2 using TSS segment selector

```
call Task_Gate_Descriptor:0
```

Switching to Task3 using Task Gate








- 5<sup>th</sup> Homework Describe
  - Make IDT
    - Task Switching
    - Exception
  - Load IDT
  - Make Interrupt Service Routine
    - ISR\_00
    - ISR\_13
    - ISR\_80





#### Make IDT


- Interrupt descriptor whose vector number is 00
  - Offset : ISR address
  - Segment Selector : SYS\_EXT\_CODE segment selector
  - Present in memory and privileged level is 0
  - 32 bit size





#### Make IDT

- Interrupt descriptor whose vector number is 30
  - Segment Selector : TSS2 segment selector
  - Present in memory and privileged level is 0



- Load IDTR
  - Use LIDT instruction to load IDTR



### Exceptions and Interrupts


Table 6-1. Protected-Mode Exceptions and Interrupts

Vector	Mne- monic	Description	Туре	Error Code	Source
0	#DE	Divide Error	Fault	No	DIV and IDIV instructions.
1	#DB	Debug Exception	Fault/ Trap	No	Instruction, data, and I/O breakpoints; single-step; and others.
2	_	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt.
3	#BP	Breakpoint	Тгар	No	INT 3 instruction.
4	#OF	Overflow	Тгар	No	INTO instruction.
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction.
6	#UD	Invalid Opcode (Undefined Opcode)	Fault	No	UD2 instruction or reserved opcode. <sup>1</sup>
7	#NM	Device Not Available (No Math Coprocessor)	Fault	No	Floating-point or WAIT/FWAIT instruction.
8	#DF	Double Fault	Abort	Yes (zero)	Any instruction that can generate an exception, an NMI, or an INTR.
9		Coprocessor Segment Overrun (reserved)	Fault	No	Floating-point instruction. <sup>2</sup>
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access.
11	#NP	Segment Not Present	Fault	Yes	Loading segment registers or accessing system segments.
12	#SS	Stack-Segment Fault	Fault	Yes	Stack operations and SS register loads.
13	#GP	General Protection	Fault	Yes	Any memory reference and other
					protection checks.
14	#PF	Page Fault	Fault	Yes	Any memory reference.
15	_	(Intel reserved. Do not use.)		No	
16	#MF	x87 FPU Floating-Point Error (Math Fault)	Fault	No	x87 FPU floating-point or WAIT/FWAIT instruction.
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory. <sup>3</sup>
18	#MC	Machine Check	Abort	No	Error codes (if any) and source are model dependent. <sup>4</sup>
19	#XM	SIMD Floating-Point Exception	Fault	No	SSE/SSE2/SSE3 floating-point instructions <sup>5</sup>
20	#VE	Virtualization Exception	Fault	No	EPT violations <sup>6</sup>
21-31		Intel reserved. Do not use.			
32-255	_	User Defined (Non-reserved) Interrupts	Interrupt		External interrupt or INT <i>n</i> instruction.



#### Interrupt Service Routine


- ISR\_00
  - Print string
    - "#DE : Divided by Zero"
  - Return to Task1
    - > Restore new EIP registers
      - New EIP value is the address of 'return' label
    - Remove error code
      - iret does not pop error code
    - Use iret instruction
      - pop eip, cs, eflags





#### Interrupt Service Routine


- ISR\_13
  - Print string
    - "#GP : General Protection Fault"
  - Return to Task2
    - Restore new EIP registers
      - New EIP value is the address of 'return' label
    - > Remove error code
      - iret does not pop error code
    - Use iret instruction
      - pop eip, cs, eflags





#### Interrupt Service Routine

- ISR\_80
  - Print string
    - "User Defined Interrupt"
  - Return to Task2
    - > Restore new EIP registers
      - New EIP value is the address of 'return' label
    - > Remove error code
      - iret does not pop error code
    - Use iret instruction
      - pop eip, cs, eflags





### Global Descriptor Table

Index	Segment Selector	TYPE
0	-	NULL Descriptor
1	SYS_CODE_SEL	Code Segment Descriptor
2	SYS_DATA_SEL	Data Segment Descriptor
3	VIDEO_SEL	Data Segment Descriptor
4	SYS_EXT_SEL	Code Segment Descriptor
5	TASK1_CODE_SEL	Code Segment Descriptor
6	TASK2_CODE_SEL	Code Segment Descriptor
7	TSS1Selector	System Descriptor(TSS Descriptor)
8	TSS2Selector	System Descriptor(TSS Descriptor)




### Interrupt Descriptor Table

Index	TYPE			
0	Divide Error Exception			
13	General Protection Exception			
48	Task Gate Descriptor			
80	User Defined Interrupt			




### Initial program





#### Result program (press keyboard)





- How to submit
  - .asm and .bin files
  - I-Campus, until June 14th 18:59
    - format
      - > 2010310000\_HW4.asm
      - > 2010310000\_HW4.bin