Xilinx BIT bitstream files

www.jtagtest.com - www.pldtool.com

The Xilinx .bit format uses keys and lengths to divide the file.

Here is an example. Below is a hex dump from the beginning of a .bit file:

```
00000010: 78 66 6f 72 6d 2e 6e 63 64 00 62 00 0c 76 31 30 *xform.ncd.b..v10*
00000020: 30 30 65 66 67 38 36 30 00 63 00 0b 32 30 30 31 *00efg860.c..2001*
00000030: 2f 30 38 2f 31 30 00 64 00 09 30 36 3a 35 35 3a */08/10.d..06:55:*
00000040: 30 34 00 65 00 0c 28 18 ff ff ff ff aa 99 55 66 *04.e..(......Uf*
Field 1
2 bytes
                length 0x0009
                                       (big endian)
9 bytes
                some sort of header
Field 2
                length 0x0001
2 bytes
1 byte
                key 0x61
                                       (The letter "a")
Field 3
2 bytes
                length 0x000a
                                       (value depends on file name length)
10 bytes
                string design name "xform.ncd" (including a trailing 0x00)
Field 4
1 byte
                key 0x62
                                       (The letter "b")
2 bytes
                length 0x000c
                                       (value depends on part name length)
12 bytes
                string part name "v1000efg860" (including a trailing 0x00)
Field 4
1 byte
                key 0x63
                                       (The letter "c")
                length 0x000b
2 bytes
11 bytes
                string date "2001/08/10" (including a trailing 0x00)
Field 5
1 byte
                key 0x64
                                       (The letter "d")
2 bytes
                length 0x0009
                string time "06:55:04"
                                         (including a trailing 0x00)
9 bytes
Field 6
1 byte
                key 0x65
                                        (The letter "e")
                length 0x000c9090
4 bytes
                                        (value depends on device type,
                                        and maybe design details)
                raw bit stream starting with 0xffffffff aa995566 sync
8233440 bytes
```

Once you get the raw bits, XAPP138 "Virtex FPGA Series Configuration and Readback" and XAPP139 "Configuration and Readback of Virtex FPGAs using (JTAG) Boundary-Scan" will tell you what to do with them.

Note the "Enable .bit File Compression" option doesn't change the file format at all. It only changes how the bitstream is interpreted by the configuration state machine inside the Xilinx part. (and of course the length of the file) The following documents at Xilinx are also great evening reading

http://www.xilinx.com/bvdocs/appnotes/xapp138.pdf

word documented below.

http://www.xilinx.com/bvdocs/appnotes/xapp139.pdf

http://www.xilinx.com/bvdocs/appnotes/xapp151.pdf