

LogiCORE IP AXI HWICAP v3.0

Product Guide for Vivado Design Suite

PG134 October 2, 2013

Table of Contents

IP Facts

Chapter 1: Overview

Module Descriptions	6
Licensing and Ordering Information	6

Chapter 2: Product Specification

Performance	7
Resource Utilization	8
Port Descriptions	8
Register Definition	9

Chapter 3: Designing with the Core

General Design Guidelines	16
Clocking	16
Resets	16
Programming Sequence	16
Limitations	18

Chapter 4: Customizing and Generating the Core

Vivado Integrated Design Environment	20
Output Generation	25

Chapter 5: Constraining the Core

Chapter 6: Simulation

Chapter 7: Synthesis and Implementation

Chapter 8: Example Design

Overview	29
Implementing the Example Design	30
Example Design Directory Structure	31

Simulating the Example Design.	32
-------------------------------------	----

Chapter 9: Test Bench

Appendix A: Migrating and Upgrading

Migrating to the Vivado Design Suite.	35
Upgrading in the Vivado Design Suite	35

Appendix B: Debugging

Finding Help on Xilinx.com	36
Debug Tools	38

Appendix C: Additional Resources

Xilinx Resources	39
References	39
Revision History	40
Notice of Disclaimer.	40

Introduction

The Xilinx LogiCORE™ IP AXI Hardware Internal Configuration Access Port (HWICAP) core for the AXI Interface enables an embedded microprocessor, such as the MicroBlaze™ processor, to read and write the FPGA configuration memory through the Internal Configuration Access Port (ICAPE2). This enables you to write software programs that modify the circuit structure and functionality during the operation of the circuit.

Features

- Supports resource reading
- Supports long frame reads
- AXI Interface is based on the AXI4-Lite specification
- Partial bitstream loading
- Enables Read/Write of Configurable Logic Block (CLB) Lookup Tables (LUTs)
- Enables Read/Write of CLB Flip-Flop properties

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Zynq®-7000, Virtex®-7 ⁽²⁾ , Kintex®-7 ⁽²⁾ , Artix®-7
Supported User Interfaces	AXI4-Lite
Resources	See Table 2-2 .
Provided with Core	
Design Files	VHDL
Example Design	VHDL
Test Bench	VHDL
Constraints File	XDC
Simulation Model	Not Provided
Supported S/W Driver ⁽³⁾	Standalone
Tested Design Flows ⁽⁴⁾	
Design Entry	Vivado® Design Suite Vivado IP Integrator
Simulation	For a list of supported simulators, see the Xilinx Design Tools: Release Notes Guide
Synthesis	Vivado Synthesis
Support	
Provided by Xilinx @ www.xilinx.com/support	

Notes:

1. For a complete list of supported devices, see the Vivado IP catalog.
2. For more information, see *7 Series FPGAs Overview Advanced Product Specification (DS180)* [Ref 2].
3. Standalone driver details can be found in the SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from wiki.xilinx.com.
4. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#).

Overview

The AXI HWICAP controller provides the interface necessary to transfer data to and from the ICAPE2. For writes to the ICAPE2, the required data is first stored within a Write FIFO, from where it can be sent to the ICAPE2. The AXI HWICAP also provides for read back of data from ICAPE2. In this case, the data is read into the Read FIFO.

The AXI HWICAP top-level block diagram is shown in [Figure 1-1](#).




Figure 1-1: Top Level Block Diagram for the AXI HWICAP Core

Module Descriptions

AXI4-Lite Interface Module

The AXI4-Lite Interface Module provides the bidirectional interface between the HWICAP core and the AXI. The base element of the AXI Interface Module is the slave attachment, which provides the basic functionality of AXI slave operation.

IPIC_IF Module

The IPIC_IF module incorporates logic to acknowledge the write and read transactions initiated by the AXI slave module to write or read the HWICAP module registers and FIFOs.

HWICAP Module

The HWICAP module provides the interface to the ICAPE2. It has a write FIFO, which stores the data locally. The data stored in the write FIFO is transferred to the ICAPE2. The data that is read from the ICAPE2 is stored in the Read FIFO. FIFO depth can be specified while customizing the IP.

Licensing and Ordering Information

This Xilinx LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado® Design Suite under the terms of the [Xilinx End User License](#).

Information about this and other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Product Specification

Performance

The performance characterization numbers for the AXI HWICAP core are shown in [Table 2-1](#). Performance characterization has been obtained using the margin system methodology. The details of the margin system characterization methodology are described in the "Vivado IP Optimization (Fmax Characterization)" appendix of the *Vivado Design Suite User Guide: Designing With IP (UG896)* [\[Ref 12\]](#).

Note: Performance numbers for Zynq®-7000 devices are expected to be similar to 7 series device numbers.

Table 2-1: 7 Series Performance Characterizations

Family	Speed Grade	Fmax (MHz) ICAP_Clk Clocks	Fmax (MHz) AXI4-Lite Clock
Virtex®-7	-1	100	180
Kintex®-7		100	180
Artix®-7		100	120
Virtex-7	-2	100	200
Kintex-7		100	200
Artix-7		100	140
Virtex-7	-3	100	220
Kintex-7		100	220
Artix-7		100	160

Maximum Frequencies

The target F_{MAX} is influenced by the switching characteristics of the ICAPE2 primitive. This primitive cannot run on frequencies more than 100 MHz.

Resource Utilization

Table 2-2 shows the AXI HWICAP resource utilization for various parameter combinations for 7 Series FPGAs.

Note: Utilization numbers for Zynq-7000 devices are expected to be similar to 7 series device numbers.

Table 2-2: Resource Utilization Numbers for 7 Series FPGAs

Parameter Values				Device Resources		
Disable Write FIFO	FIFO Type	Write FIFO Depth	Read FIFO Depth	Slices	Slice Flip-Flops	LUTs
0	0	128	128	336	704	706
0	0	256	128	365	720	840
0	0	512	128	458	737	1048
0	1	512	128	277	672	544
0	1	1024	128	291	688	538
1	1	256	128	276	587	544

Port Descriptions

Input/Output Signals

The AXI4 HWICAP core Input/Output (I/O) signals are described in Table 2-3.

Table 2-3: I/O Signals

Signal Name	Interface	I/O	Initial State	Description
ICAP Interface Signals				
icap_clk ⁽¹⁾	ICAPE2	I	-	ICAPE2 clock
eos_in	NA	I	-	End of Start-up. This pins has to be connected to a valid EOS signal if Start-up primitive is not included in the HWICAP IP. This pin is ignored if the Start-up primitive is instantiated in AXI HWICAP.
AXI Bus Request and Qualifier Signals				
s_axi_aclk	AXI	I	-	AXI Clock
s_axi_aresetn	AXI	I	-	AXI Reset; Active-Low

Table 2-3: (Cont'd)I/O Signals (Cont'd)

Signal Name	Interface	I/O	Initial State	Description
s_axi_*	AXI	I	-	See Appendix A of the <i>AXI Reference Guide (UG761)</i> [Ref 6] for AXI4 signals.
System Signals				
ip2intc_irpt	AXI	O	0	AXI HWICAP Interrupt

Notes:

1. 7 series devices have a limiting frequency of maximum 100 MHz on `icap_clk`. For more details, see the DC and Switching Characteristics documents [Ref 3] [Ref 4] [Ref 5].

Register Definition

The register address mapping of the AXI HWICAP are offset from the base address `C_BASEADDR`. The AXI HWICAP internal register set is described in Table 2-4.

Table 2-4: Register Address Map

Address Offset	Register Name	Access	Default Value	Description
1Ch	GIER	Read/Write	0x0	Global Interrupt Enable Register
20h	ISR	Read/Write	0x0	IP Interrupt Status Register
028h	IER	Read/Write	0x0	IP Interrupt Enable Register
100h	WF	Write	0x0	Write FIFO Register
104h	RF	Read	0x0	Read FIFO Register
108h	SZ	Write	0x0	Size Register
10Ch	CR	Read/Write	0x0	Control Register
110h	SR	Read	0x0	Status Register
114h	WFOV	Read	(1)	Write FIFO Vacancy Register
118h	RFO	Read	0x0	Read FIFO Occupancy Register
11Ch	ASR	Read	0x0	Abort Status Register

Notes:

1. This value is based on the Write FIFO size. For example, if the Write FIFO is of 1024 depth, this value would be 3FF.

Write FIFO Register

The Write FIFO (WF) register shown in Figure 2-1 is a 32-bit Write FIFO. The bit definitions for the Write FIFO are shown in Table 2-5.




Figure 2-1: Write FIFO (WF)

Table 2-5: Write FIFO Bit Definitions (100h)

Bits	Name	Access	Reset Value	Description
31–0	WF	Write	0	Data written into the FIFO

Read FIFO Register

The Read FIFO (RF) register shown in Figure 2-2 is a 32-bit Read FIFO. The bit definitions for the Read FIFO are shown in Table 2-6.




Figure 2-2: Read FIFO (RF)

Table 2-6: Read FIFO Bit Definitions (104h)

Bits	Name	Access	Reset Value	Description
31–0	RF	Read	0	Data read from the FIFO

Size Register

The Size (SZ) register shown in Figure 2-3 is a 12-bit write register that determines the number of words to be transferred from the ICAPE2 to the read FIFO. The bit definitions for the register are shown in Table 2-7.




Figure 2-3: Size Register (SZ)

Table 2-7: Size Register Bit Definitions (108h)

Bits	Name	Access	Reset Value	Description
31-12	Reserved	N/A	0	Reserved bits
11-0	Size	Write	0	Number of words to be transferred from the ICAPE2 to the FIFO

Control Register

The Control Register (CR) shown in Figure 2-4 is a 32-bit write register that determines the direction of the data transfer. It controls whether a configuration or read back takes place. Writing to this register initiates the transfer. The bit definitions for the register are shown in Table 2-8.




Figure 2-4: Control Register (CR)

Table 2-8: Control Register Bit Definitions (10Ch)

Bits	Name	Access	Reset Value	Description
31-5	Reserved	N/A	0	Reserved bits
4	Abort	Read/Write	0	1 = Aborts the read or write of the ICAPE2 and clears the FIFOs
3	SW_reset	Read/Write	0	1 = Resets all the registers
2	FIFO_clear	Read/Write	0	1 = Clears the FIFOs
1	Read	Read/Write	0	1 = Initiates readback of bitstream in to the Read FIFO
0	Write	Read/Write	0	1 = Initiates writing of bitstream in to the ICAPE2

Status Register

The Status Register (SR) shown in Figure 2-5 is a 32-bit read register that contains the ICAPE2 status bits. The bit definitions for the register are shown in Table 2-9.




Figure 2-5: Status Register (SR)

Table 2-9: Status Register Bit Definitions (110h)

Bits	Name	Access	Reset Value	Description
31–3	Reserved	N/A	0	Reserved bits
2	EOS Bit	Read	1	Indicates that the EOS is complete. ICAPE2 can be accessed only when this bit is 1.
1	Reserved	N/A	0	Reserved
0	Done	Read	1	AXI HWICAP done with configuration or read

Write FIFO Vacancy Register

The Write FIFO Vacancy (WFV) register shown in Figure 2-6 is a 32-bit read register that indicates the vacancy of the write FIFO. The actual depth of the Write FIFO is one less than the one specified in the customization. The bit definitions for the register are shown in Table 2-10.




Figure 2-6: Write FIFO Vacancy Register (WFV)

Table 2-10: Write FIFO Vacancy Register Bit Definitions (114h)

Bits	Name	Access	Reset Value	Description
31–11	Reserved	NA	-	Reserved
10–0	WFV	Read	(1)	Write FIFO Vacancy

Notes:

1. This value is based on the Write FIFO size. For example, if the Write FIFO is of 1024 depth, this value would be 3FF.
2. This register is of no importance when Write FIFO is disabled.

Read FIFO Occupancy Register

The Read FIFO Occupancy (RFO) register shown in Figure 2-7 is a 32-bit read register that indicates occupancy of the read FIFO. The actual depth of the Read FIFO is one less than the actual depth. The bit definitions for the register are shown in Table 2-11. This register is of no importance when disable Read FIFO is checked.



DS817_08


Figure 2-7: Read FIFO Occupancy Register (RFO)

Table 2-11: Read FIFO Occupancy Register Bit Definitions (118h)

Bits	Name	Access	Reset Value	Description
31–8	Reserved	N/A	-	Reserved
7–0	RFO	Read	0	Read FIFO Occupancy

Global Interrupt Enable Register

The Global Interrupt Enable Register (GIE) register shown in Figure 2-8 and described in Table 2-12 is used to globally enable the final interrupt output from the Interrupt Controller. This bit is a read/write bit and is cleared upon reset.



DS817_09

Figure 2-8: Global Interrupt Enable Register (GIER)

Table 2-12: Global Interrupt Enable Register Bit Definitions (01Ch)

Bits	Name	Access	Reset Value	Description
31	GIE	R/W	0	0 = Disabled 1 = Enabled
30–0	Reserved	N/A	N/A	Reserved

IP Interrupt Status Register

Four unique interrupt conditions are possible in the HWICAP core. The Interrupt Controller has a register that can enable each interrupt independently. Bit assignment in the Interrupt register for a 32-bit data bus is shown in Figure 2-9 and described in Table 2-13. The interrupt register is a read/toggle on write register, and by writing a 1 to a bit position

within the register causes the corresponding bit position in the register to toggle. All register bits are cleared upon reset.




Figure 2-9: IP Interrupt Status Register (IPISR)

Table 2-13: IP Interrupt Status Register Bit Definitions (020h)

Bits	Name	Access	Reset Value	Description
31–4	Reserved	N/A	N/A	Reserved
3	RFULL	R/TOW ⁽¹⁾	0	Read FIFO full
2	WEMTY	R/TOW ⁽¹⁾	0	Write FIFO empty
1	RDP	R/TOW ⁽¹⁾	0	Interrupt set and remains set if the read FIFO occupancy is greater than half of the read FIFO size.
0	WRP	R/TOW ⁽¹⁾	0	Interrupt set and remains set if the write FIFO occupancy is less than half of the write FIFO size.

Notes:

1. TOW = Toggle On Write. Writing a 1 to a bit position within the register causes the corresponding bit position in the register to toggle.
2. WRP and WEMTY bits are of no importance when Write FIFO is disabled. Xilinx recommends that these interrupts be disabled when HWICAP is configured in Lite Mode.

IP Interrupt Enable Register

The IP Interrupt Enable Register (IPIER) has an enable bit for each defined bit of the IPISR as shown in Figure 2-10 and described in Table 2-14. All bits are cleared upon reset.



Figure 2-10: IP Interrupt Enable Register (IPIER)

Table 2-14: IP Interrupt Enable Register Bit Definitions (028h)

Bits	Name	Access	Reset Value	Description
31–4	Reserved	N/A	N/A	Reserved
3	RFULLE	R/W ⁽¹⁾	0	Read FIFO full interrupt enable
2	WEMTYE	R/W ⁽¹⁾	0	Write FIFO empty interrupt enable

Table 2-14: IP Interrupt Enable Register Bit Definitions (028h) (Cont'd)

Bits	Name	Access	Reset Value	Description
1	RDPE	R/W ⁽¹⁾	0	Read FIFO occupancy greater than half of its size interrupt enable
0	WRPE	R/W ⁽¹⁾	0	Write FIFO occupancy less than half of its size interrupt enable

Notes:

1. Writing a 1 to this bit enables the particular interrupt. Writing 0 to this bit disables the particular interrupt.
2. WRP and WEMTY bits are of no importance when Write FIFO is disabled. Xilinx recommends that these interrupts be disabled when HWICAP is configured in Lite Mode.

Abort Status Register

An abort is an interruption which occurs in the configuration or read-back sequence when the state of `icap_we` changes while `icap_ce` is asserted. During a configuration Abort, internal status is driven onto the `icap_dout[7:0]` pins over the next four clock cycles. These four 8-bit words are stored in the abort status register with the first status word available in the 31–24 bits while the last status word is in the 7–0 bits. After the abort sequence finishes, you can re-synchronize the configuration logic and resume configuration. Abort enables you to know the status of the ICAPE2 during the configuration or reading the configuration.




Figure 2-11: Abort Status Register

Table 2-15: Abort Status Register (11Ch)

Bits	Name	Access	Reset Value	Description
31–24	Status 0	R	0	First Abort Status word
23–16	Status 1	R	0	Second Abort Status word
15–8	Status 2	R	0	Third Abort Status word
7–0	Status 3	R	0	Fourth Abort Status Word

Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

General Design Guidelines

The use of the AXI HWICAP is outlined in the following steps:

- [Clocking](#) and [Resets](#)
- [Programming Sequence](#)

Clocking

The core has two different clock domains: `s_axi_aclk` and `icap_clk`. In most cases both clocks can be connected to the same source. `icap_clk` can be up to 100 Mhz.

Resets

The active-Low reset, `s_axi_aresetn`, is synchronized to `s_axi_aclk` clock.

Programming Sequence

Read or Write Configuration

1. Write the bitstream in to the Write FIFO Register to configure. Get the bitstream from the Read FIFO Register to read.
2. Write in to the Control Register (CR) to initiate the read or write of a bitstream. The CR register determines the direction of the data transfer. Writing 0x00000001 into the

Control Register initiates the write configuration. Writing 0x00000002 into the Control Register initiates the read. This is shown as rnc[7:0].

3. Done bit in the Status Register indicates whether the ICAPE2 interface is busy with writing or reading data from or to the ICAPE2 bus. It does not indicate that the read or configuration with ICAPE2 is completed successfully.
4. Hardware clears the Control Register bits after the successful completion of the read or configuration.
5. Software should not initiate another read or configuration to ICAPE2 until the read or configuration bit in the Control Register is cleared.

For more information, see the [Write FIFO Register](#), [Read FIFO Register](#), [Control Register](#) and [Status Register](#) sections of this guide.

Write Sequence for Lite Mode

1. Write the instruction into the Write FIFO Register to configure.
2. Write into the Control Register to initiate the write of the instruction. The CR register determines the direction of the data transfer. Writing 0x00000001 into the Control Register initiates the write configuration.
3. Hardware clears the Control Register bits after the successful completion of the read or configuration.
4. Write the second instruction to Write FIFO Register. Write to Control Register to initiate the write to the ICAPE2.
5. Continue the process until all the instructions have been written to ICAPE2.

For more information, see the [Write FIFO Register](#), and [Control Register](#) sections of this guide.

Abort

1. Write into the Control Register to initiate the read or write of bitstream. The CR register determines the direction of the data transfer. Writing 0x00000001 into the Control Register initiates the configuration. Writing 0x00000002 into the Control Register initiates the read. This is shown as rnc[7:0].
2. Write the bitstream into the Write FIFO Register to configure. Get the bitstream from the Read FIFO Register to read.
3. Write a 1 into the fifth bit of the Control Register to initiates abort.
4. Done bit in the Status Register indicates whether the ICAPE2 interface is busy with writing/reading data from/to the ICAPE2 bus. It does not indicate that the read/ configuration with ICAPE2 is completed successfully.

5. Hardware clears the Control Register bits after the successful completion of the abort-on read or abort-on configuration or normal abort.
6. Software should not initiate another read or configuration to ICAPE2 until the read or configuration bit in the Control Register is cleared.

For more information, see the [Control Register](#), [Write FIFO Register](#), [Read FIFO Register](#), and [Status Register](#) sections of this guide.

Limitations

A frame is the smallest granularity in which the FPGA allows configuration data to be read and written. A configuration frame is a collection of data that is 1-bit wide and spans the full column of the FPGA. Configuration frames in the CLB space also contain Input Output Block (IOB) configuration data at the top and bottom, which configure the IOBs at the top and bottom of the FPGA. A single column of CLBs contains multiple configuration frames.

Although a single CLB LUT or flip-flop can be modified, the underlying mechanism requires that the full column be read into Block Random Access Memory (RAM). This implies that other logic in the same column can be modified. In most cases, this effect can be ignored. When the frame is written back to the configuration memory, the sections of the column that were not modified are written with the same data. Because the FPGA memory cells have glitch less transitions, when rewritten, the unmodified logic continues to operate unaffected.

The two exceptions to this rule are:

- When the LUTs are configured in the Shift Register mode.
- When the LUTs are configured as a RAM.

If a LUT is modified or just read back in a column that also has a LUT RAM or LUT shift register, then the LUT or shift register is interrupted and it loses its state. To resolve the issue, the LUT shift registers and LUT RAMs should be placed in columns that are not read back or modified. If the LUT RAMs or shift register in a column do not change state during the read back or modification, then they maintain their state.

Important Notes

- The HWICAP core uses the ICAPE2 found inside 7 series devices. The ICAPE2 port interface is similar to the SelectMAP interface but is accessible from general interconnects rather than the device pins. The Joint Test Action Group (JTAG) or Boundary Scan configuration mode pin setting (M2:M0 = 101) disables the ICAPE2 interface. If JTAG is used as the primary configuration method, another mode pin setting must be selected to avoid disabling the ICAPE2 interface. JTAG configuration remains available because it overrides other means of configuration, and the HWICAP

core functions as intended. Besides being disabled by the Boundary-Scan mode pin setting, the ICAPE2 is also disabled if the persist bit in the device configuration logic control register is set.

- There can be cases when you access the ICAPE2 as soon as JTAG programming is over. In such cases, the ICAPE2 is not accessible as JTAG might be performing some other tasks.



RECOMMENDED: *Allow sufficient time before initiating any transaction to ICAPE2, or be sure to enable the use of the STARTUPE2 primitive within the IP.*

Customizing and Generating the Core

This chapter includes information about using the Vivado® Design Suite to customize and generate the core.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 11] for detailed information. IP Integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the `validate_bd_design` command in the Tcl Console.

Vivado Integrated Design Environment

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Open an existing project or create a new project in the Vivado Design Suite.
2. Open the **IP catalog** and navigate to **Embedded Processing > AXI_Peripheral > Low_Speed_Peripheral**.
3. Double-click **AXI HWICAP** to open the Customize IP dialog box for AXI HWICAP.
4. In the Customize IP dialog box, you can:
 - Display information about the core
 - Configure of the core
 - Generate the core

For details, see “Working with IP” and “Customizing IP for the Design” in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 12], and “Working with the Vivado IDE” in the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 13].

The Customize IP dialog box for AXI HWICAP contains a **Basic Tab** and an **Advanced Tab**. In most cases the AXI HWICAP can be configured with the option specified on the **Basic** tab.

Component Name

The base name of the output files generated for the core. Names must begin with a letter and can be composed of any of the following characters: a to z, 0 to 9, and "_".

Basic Tab

The fundamental, or basic, options that affect the AXI HWICAP core are shown in [Figure 4-1](#) and are described in this section.




Figure 4-1: Basic Tab

Note: Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). This layout might vary from the current version.

Disable Write FIFO

Checking this option disables the instantiation of Write FIFO thereby reducing the utilization. This can be disabled only when ICAP_Clk and s_axi_aclk are connected to the same clock source.

Disable Read FIFO

Checking this option disables the Read FIFOs. This option is available only when instantiation of Write FIFO is disabled. Reading back the data from ICAPE2 is not possible when this is selected.

ICAPE2 Data Width

Select the width of the ICAPE2 primitive. Available options are 8, 16, 32. By default this is set to 32.

Instantiate STARTUPE2 Primitive

Select this box to instantiate the STARTUPE2 primitive. The EOS output from STARTUPE2 is used to control access to ICAPE2. EOS output signifies the end of device configuration. ICAPE2 can be accessed only after EOS goes High.

Advanced Tab

The advanced options that affect the AXI HWICAP core are shown in [Figure 4-2](#) and [Figure 4-3](#) (for Vivado IP integrator). The options are described in this section.




Figure 4-2: Advanced Tab




Figure 4-3: Advanced Tab (IP Integrator)

Enable Async

Select this box if the ICAP_Clk and AXI Clocks are asynchronous. In synchronous mode, only S_AXI_ACLK is used. This parameter is auto updated when the IP is used in the IP integrator.

Advanced Operation

Select this box only when performing large frame reads from the ICAPE2. This instantiates an extra BUFGCTRL within the IP.

FIFO Type

Choose the type of FIFO to be instantiated. You can choose between Block RAM or Distributed RAM type of FIFO.

Write FIFO Depth

Select the depth of the Write FIFO. Available values are 64,128,256,512 and 1024.

Read FIFO Depth

Select the depth of the Read FIFO. Available values are 128 and 256.

Output Generation

For details, see “Generating IP Output Products” in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 12].

Constraining the Core

The necessary Xilinx design constraints (XDCs) are delivered when the core is generated.

Simulation

This chapter contains information about simulating IP in the Vivado® Design Suite environment.

- For comprehensive information about Vivado Design Suite simulation components, as well as information about using supported third party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 14].
- For information about simulating the example design, see [Simulating the Example Design](#).

Synthesis and Implementation

This chapter contains information about synthesis and implementation in the Vivado® Design Suite environment.

- For details about synthesis and implementation, see “Synthesizing IP” and “Implementing IP” in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 12].
- For information about synthesizing and implementing the example design, see [Implementing the Example Design](#).

Example Design

This chapter contains information about the provided example design in the Vivado® Design Suite environment.

Overview

The top module instantiates all components of the core and example design that are needed to implement the design in hardware, as shown in [Figure 8-1](#). This includes the clock generator (MMCME2), Register configuration, data generator and data checker modules.




Figure 8-1: Block Diagram of Example Design

This example design demonstrates transactions on AXI-Lite interfaces of the DUT to read the IDCODE from ICAPE2.

- **Clock generator:** MMCME2 is used to generate the clocks for the example design. When DUT is in synchronous mode then MMCME2 generates a 50 MHz clock for the AXI interfaces in the example design. When DUT is in asynchronous mode then MMCME2 generates a 50 MHz clock for icap_clk interface and a 100 MHz clock for s_axi_aclk. DUT and other modules of the example design are kept under reset until MMCME2 is locked.
- **AXI Traffic Generator (ATG):** This module (IP) is configured in System Test Mode. All the AXI_HWICAP related AXI4-Lite transactions are stored in the coe/mif file. For more information, see the *LogiCORE IP AXI Traffic Generator Product Guide* (PG125) [Ref 9]. The ATG automatically starts the AXI4-Lite transaction after coming out of reset. The ATG asserts the done pin along with the necessary status bits after the IDCODE is read from the ICAPE2.

A successful completion of test is determined by the Done and Status pins going High. These two pins can be connected to LEDs to know the status of the test.

In case of a failure, only one pin (Done) goes High.

This test starts soon after the bit file is programmed. In such a case, the ICAPE2 cannot be accessed while it is still busy completing the FPGA configuration.



RECOMMENDED: Access ICAPE2 after sufficient time has passed. A counter has been provided in the Example Design top-level file. Update the counter value to give ICAPE2 sufficient time to come out of configuration state. This counter has been set to count a value of 2 to reduce the simulation run time.

Implementing the Example Design

After following the steps described in [Chapter 4, Customizing and Generating the Core](#), implement the example design as follows:

1. Right-click the core in the Hierarchy window, and select **Open IP Example Design**.
2. A new window pops up asking you to specify a directory for the example design. Select a new directory, or keep the default directory.
3. A new project is created in the selected directory and it opens in a new window.
4. In the Flow Navigator (left side pane), click **Run Implementation**.

Example Design Directory Structure

In the current project directory, a new project with name `<component_name>_example` is created and the files are delivered in the `<component_name>_example/` `<component_name>_example.srcs/` directory. This directory and its subdirectories contain all the source files that are required to create the AXI HWICAP controller example design.

Example Design Directory

Table 8-1 shows the files delivered in the `<component_name>_example/` `<component_name>_example.srcs/sources_1/imports/example_design/` directory.

Table 8-1: Example Design Directory

Name	Description
<code><component_name>_exdes.vhd</code>	Top-level HDL file for the example design.
<code>clock_gen.vhd</code>	Clock generation module for example design.
<code>atg_addr.coe</code>	COE file of address. This file contains the <code>axi_hwicap</code> register address.
<code>atg_data.coe</code>	COE file of data. This file contains the data to be written/read from the <code>axi_hwicap</code> registers.
<code>atg_mask.coe</code>	COE file to mask certain reads.
<code>atg_ctrl.coe</code>	COE file that contains control information of ATG.

Simulation Directory

Table 8-2 shows the files delivered in the `<component_name>_example/` `<component_name>_example.srcs/sources_1/sim_1/imports/simulation/` directory.

Table 8-2: Simulation Directory

Name	Description
<code><component_name>_exdes_tb.vhd</code>	Test Bench for Exdes.

Constraints Directory

Table 8-3 shows the files delivered in the `<component_name>_example/` `<component_name>_example.srcs/sources_1/constrs_1/imports/` `example_design/` directory.

Table 8-3: Constraints Directory

Name	Description
<code><component_name>_exdes.xdc</code>	Top-level constraints file for the example design.

The delivered XDC file has I/O constraints for a KC705 board. These constraints are commented out by default.



IMPORTANT: *Un-comment the constraints before proceeding with synthesis and implementation for a KC705 board.*

Simulating the Example Design

Using the example design delivered as part of the AXI HWICAP, you can quickly simulate and observe the behavior of the AXI HWICAP.

Setting up the Simulation

The Xilinx simulation libraries must be mapped into the simulator. To set up the Xilinx simulation models, see the *Vivado Design Suite User Guide: Logic Simulation (UG900)* [Ref 14]. To switch simulators, click **Simulation Settings** in the Flow Navigator (left pane). In the Simulation options list, change **Target Simulator**.

The example design supports functional (behavioral) and post-synthesis simulations. For how to run simulation, see the *Vivado Design Suite User Guide: Logic Simulation (UG900)* [Ref 14].

Simulation Results

The simulation script compiles the AXI HWICAP example design, and supporting simulation files. It then runs the simulation and checks to ensure that it completed successfully.

If the test fails, the following message is displayed.

```
Test Failed !!!
```

If the test passes, the following message is displayed:

```
Test Completed Successfully
```


If the test hangs, the following message is displayed.

```
Test Failed !! Test Timed Out.
```

Test Bench

This chapter contains information about the provided test bench in the Vivado® Design Suite environment.

Figure 9-1 shows test bench for AXI HWICAP example design. The top-level test bench generates 200 MHz clock and drives initial reset to the example design.




Figure 9-1: AXI HWICAP Example Design Test Bench

Migrating and Upgrading

This appendix contains information about migrating a design from ISE® Design Suite to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

Migrating to the Vivado Design Suite

For information on migrating to the Vivado® Design Suite, see *ISE to Vivado Design Suite Migration Methodology Guide* (UG911) [\[Ref 10\]](#).

Upgrading in the Vivado Design Suite

There are no port or parameter changes.

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the AXI HWICAP, the [Xilinx Support web page](http://www.xilinx.com/support) (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support WebCase.

Documentation

This product guide is the main document associated with the AXI HWICAP. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (www.xilinx.com/support) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (www.xilinx.com/download). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can also be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Master Answer Record for the AXI HWICAP

AR: [54402](#)

Contacting Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support:

1. Navigate to www.xilinx.com/support.
2. Open a WebCase by selecting the [WebCase](#) link located under Support Quick Links.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.

Note: Access to WebCase is not available in all cases. Login to the WebCase tool to see your specific support options.

Debug Tools

There are many tools available to address AXI HWICAP design issues. It is important to know which tools are useful for debugging various situations.

Vivado Lab Tools

Vivado® lab tools inserts logic analyzer (ILA) and virtual I/O (VIO) cores directly into your design. Vivado lab tools allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado Integrated Design Environment (IDE) that is used for logic debugging and validation of a design running in Xilinx devices in hardware.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [\[Ref 15\]](#).

Some important signals have been marked as "debug" in the RTL. These can be easily added to logic analyzer for debugging.

- Signals, such as size register, control register, write fifo vacancy and read fifo occupancy, have been added.
- The I/O signal of the ICAPE2 interface, such as `ce`, `we`, `busy`, `datain` and `dataout`, have been added.

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm

References

These documents provide supplemental material useful with this product guide:

1. [AMBA AXI and ACE Protocol Specification](#)
2. 7 Series FPGAs Overview Advanced Product Specification ([DS180](#))
3. Virtex-7 FPGAs Data Sheet: DC and Switching Characteristics ([DS183](#))
4. Kintex-7 FPGAs Data Sheet: DC and Switching Characteristics ([DS182](#))
5. Artix-7 FPGAs Data Sheet: DC and Switching Characteristics ([DS181](#))
6. Xilinx AXI Reference Guide ([UG671](#))
7. LogiCORE IP AXI Interconnect Product Guide ([PG059](#))
8. LogiCORE IP AXI4-Lite IPIF Product Guide ([PG155](#))
9. LogiCORE IP AXI Traffic Generator Product Guide ([PG125](#))
10. Vivado Design Suite Migration Methodology Guide ([UG911](#))
11. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator ([UG994](#))
12. Vivado Design Suite User Guide: Designing With IP ([UG896](#))
13. Vivado Design Suite User Guide: Getting Started ([UG910](#))

14. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))
15. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#))

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/20/2013	1.0	Initial release as a product guide. Replaces <i>LogiCORE IP AXI HWICAP Data Sheet</i> (DS817).
10/02/2013	3.0	Re-release of core v3.0 product guide, with the following updates: <ul style="list-style-type: none">• Updated version in this table to align to core version.• Added example design and test bench information.• Changed signal names to lowercase.• Added information about Vivado IP integrator support.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.