
Detector
Parallel Transfer
Brighter/ Fatter
Amplifier Segment
Dark Current
Serial Transfer
Serial Register
High signal Non-linearity
Crosstalk (neighbors)
Electronic/On-chip gain g_1 (~5 μV/e-)
Charge Transfer Inefficiency (CTI) Trap
2D Bias Structure + Bias "Wave"
Clock injected offset (-10k to 10k ADU)
Cabling
Readout Board (REB) with Analog Signal Processing Integrated Circuit (ASPIC)
Mid signal Non-linearity
ASPIC Pre-Amp
Gain g_2 (V/V) (adjustable; REB temp dependent)
Dual-Slope Integrator
Gain g_3 (V/V) (REB temp dependent?)
Bias Injection (10-20k)
Differential non-linearity (DNL)
Analog-Digital Converter (ADC)
Digital ADU
Overall gain g (e-/ADU)
Low signal Non-linearity
Crosstalk (Across midline)