

Detector
Amplifier Segment
Parallel transfer
Brighter-Fatter Effect
Dark Current
Serial Register
Serial transfer
High-signal non-linearity
Charge Transfer Inefficiency (CTI) & Serial Trap
Gain, g_1 (On-chip) ($\sim 5\,\mu$V/e$^-$)
Crosstalk (neighbors)
Cabling
2D Bias Structure + Bias "Wave"
Clock injected offset ($-10k$ to $10k$ ADU)
Readout Board (REB) with Analog Signal Processing Integrated Circuit (ASPIC)
Mid-signal non-linearity
ASPIC Pre-Amp
Gain, g_2 (adj.; $T_{\rm REB}$-dep.)
Crosstalk (across midline)
Dual-Slope Integrator
Gain, g_3 ($T_{\rm REB}$-dep.?)
Bias Injection (10–20k)
Differential non-linearity (DNL)
Analog-Digital Converter (ADC)
Low-signal non-linearity
Overall gain, g (e$^-$/ADU)
Digital ADU