{"payload":{"header_redesign_enabled":false,"results":[{"id":"134483906","archived":false,"color":"#b2b7f8","followers":4,"has_funding_file":false,"hl_name":"lstolcman/bachelor-thesis","hl_trunc_description":"Thesis covers research on digital signal processing with software defined radio techniques applied in FPGA environment. It is written ent…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":134483906,"name":"bachelor-thesis","owner_id":4583553,"owner_login":"lstolcman","updated_at":"2018-05-22T22:54:40.722Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","signal-processing","verilog","sdr","altera","digital-signal-processing","digital-design","dcf77","dcf-decoder","altera-fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Alstolcman%252Fbachelor-thesis%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/lstolcman/bachelor-thesis/star":{"post":"UF1uocR8J81YY_z1v7ogN_9RusbyvhmBCCufgS35VgmSKqL5Rk7RSc7tVuCLVvSimG-jBaLdKY99-BUvqNMwtA"},"/lstolcman/bachelor-thesis/unstar":{"post":"ZCOxpXDBcSsSEfg8imzwvtkDOlKt-gMljjifyLUqjEXAlY_4oclbIjmxD2Te5BG91zQzI3X17j9_P77JXRXsvA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8WdzonBDzzzbLQ0lu6sHJTnjjIV-TnRw1O98DrOrW9dX2pDc5jShACqthMHlRsFCaon_BAc9YaTyMmU45kPvNg"}}},"title":"Repository search results"}