

Required Reading

P. Chu, FPGA Prototyping by VHDL Examples
 Chapter 12, VGA Controller I: Graphic

Source Codes of Examples
 http://academic.csuohio.edu/chu_p/rtl/fpga_vhdl.html

Nexys3 Reference Manual
 VGA Port, pages 15-17




VGA – Video Graphics Array


- Video display standard introduced in the late 1980's
- Widely supported by PC graphics hardware and monitors
- Used initially with the CRT (cathode ray tube) monitors
- Later adopted for LCD monitors as well

VGA – Characteristic Features


- Resolution: 640x480
- Display: up to 256 colors (8 bits)
- Refresh Rate: 25Hz, 30Hz, 60Hz (frames / second)
- RGB: Red, Green and Blue analog signals




CRT Monitor – Conceptual Diagram



CRT Monitor – Scanning Pattern




CRT Monitor - Horizontal Scan





VGA Controller – Simplified View




Three-bit VGA Color Combinations

Red (R)	Green (G)	Blue (B)	Resulting color
0	0	0	black
0	0	1	blue
O	1	O	green
0	1	1	cyan
1	0	O	red
1	O	1	magenta
1	1	O	yellow
1	1	1	white




Horizontal Synchronization



Four regions of hsync

- Display: 0..639, width = 640
- Right border (front porch): 640..655, width = 16
- Retrace (horizontal flyback): 656..751, width=96
- Left border (back porch): 752..799, width=48

Vertical Synchronization




Four regions of vsync

- Display: 0..479, width = 480 lines
- Bottom border (front porch): 480..489, width = 10
- Retrace (vertical flyback): 490..491, width=2
- Top border (back porch): 491..524, width=33

Pixel Rate

- p: the number of pixels in a horizontal scan line
 p = 800 pixels/line
- I: the number of horizontal lines in a screen
 I = 525 lines/screen
- s: the number of screens per second (refresh rate)
 s = 60 screens/second

Pixel Rate = p • I • s = 25 Mpixels/second



Assumptions

- 50 MHz clock
 - => 2 clock cycles per pixel
 - => p_tick generated every second clock period used as an enable for the horizontal counter

VHDL Code of VGA Sync (1)

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity vga_sync is
  port(
    clk, reset: in std_logic;
    hsync, vsync: out std_logic;
    video_on, p_tick: out std_logic;
    pixel_x, pixel_y: out std_logic_vector (9 downto 0)
  );
end vga_sync;
```

VHDL Code of VGA Sync (2)

architecture arch of vga_sync is

```
-- VGA 640-by-480 sync parameters constant HD: integer:=640; --horizontal display area constant HF: integer:=16; --h. front porch constant HR: integer:=96; --h. retrace constant HB: integer:=48; --h. back porch constant VD: integer:=480; --vertical display area constant VF: integer:=10; --v. front porch constant VR: integer:=2; --v. retrace constant VB: integer:=33; --v. back porch
```

VHDL Code of VGA Sync (3)

```
-- mod-2 counter
 signal mod2_reg, mod2_next: std_logic;
 -- sync counters
 signal v_count_reg, v_count_next: unsigned(9 downto 0);
 signal h_count_reg, h_count_next: unsigned(9 downto 0);
 -- output buffer
 signal v_sync_reg, h_sync_reg: std_logic;
 signal v sync next, h sync next: std logic;
 -- status signal
 signal h_end, v_end, pixel_tick: std_logic;
```

VHDL Code of VGA Sync (4)

```
process (clk, reset)
  begin
   if reset='1' then
     mod2 reg <= '0';
     v_count_reg <= (others=>'0');
     h_count_reg <= (others=>'0');
     v_sync_reg <= '0';
     h_sync_reg <= '0';
    elsif (clk'event and clk='1') then
     mod2 reg <= mod2 next;
     v_count_reg <= v_count_next;</pre>
     h count reg <= h count next;
     v_sync_reg <= v_sync_next;</pre>
     h_sync_reg <= h_sync_next;
    end if:
  end process;
```

VHDL Code of VGA Sync (5)

```
-- mod-2 circuit to generate 25 MHz enable tick
 mod2_next <= not mod2_reg;</pre>
 -- 25 MHz pixel tick
 pixel tick <= '1' when mod2 reg='1' else '0';
 -- status
 h end <= -- end of horizontal counter
   '1' when h_count_reg=(HD+HF+HR+HB-1) else --799
   '0';
 v end <= -- end of vertical counter
   '1' when v count reg=(VD+VF+VR+VB-1) else --524
   '0';
```

VHDL Code of VGA Sync (6)

```
-- mod-800 horizontal sync counter
 process (h_count_reg, h_end, pixel_tick)
 begin
   if pixel_tick='1' then -- 25 MHz tick
     if h end='1' then
      h count_next <= (others=>'0');
    else
      h_count_next <= h_count_reg + 1;
    end if;
   else
    h_count_next <= h_count_reg;
   end if;
 end process;
```

VHDL Code of VGA Sync (7)

```
-- mod-525 vertical sync counter
 process (v_count_reg, h_end, v_end, pixel_tick)
 begin
   if pixel_tick='1' and h_end='1' then
     if (v end='1') then
       v_count_next <= (others=>'0');
     else
       v_count_next <= v_count_reg + 1;</pre>
     end if;
   else
     v_count_next <= v_count_reg;</pre>
   end if;
 end process;
```

VHDL Code of VGA Sync (8)

-- horizontal and vertical sync, buffered to avoid glitch h sync next <= **'0'** when (h_count_reg >= (HD+HF)) --656 and (h_count_reg <= (HD+HF+HR-1)) else --751 **'1'**; v sync next <= '0' when (v_count_reg >= (VD+VF)) --490 and (v_count_reg <= (VD+VF+VR-1)) else --491 11; -- video on/off video_on <= '1' when (h_count_reg<HD) and (v_count_reg<VD) else '0';

VHDL Code of VGA Sync (9)


```
-- output signal
  hsync <= h_sync_reg;
  vsync <= v_sync_reg;
  pixel_x <= std_logic_vector(h_count_reg);
  pixel_y <= std_logic_vector(v_count_reg);
  p_tick <= pixel_tick;
end arch;</pre>
```

VGA Sync Testing Circuit (1)


```
library ieee;
use ieee.std_logic_1164.all;
entity vga_test is
 port (
   clk, reset: in std logic;
   sw: in std_logic_vector(2 downto 0);
   hsync, vsync: out std_logic;
   rgb: out std logic vector(2 downto 0)
end vga_test;
architecture arch of vga test is
 signal rgb_reg: std_logic_vector(2 downto 0);
 signal video_on: std_logic;
```

VGA Sync Testing Circuit (2)

```
begin
vga_sync_unit: entity work.vga_sync
   port map(clk=>clk, reset=>reset,
             hsync=>hsync, vsync=>vsync, video_on=>video_on,
             p tick=>open, pixel x=>open, pixel y=>open);
process (clk, reset)
 begin
   if reset='1' then
     rgb reg <= (others=>'0');
   elsif (clk'event and clk='1') then
     rgb reg <= sw;
   end if;
 end process;
 rgb <= rgb_reg when video_on='1' else "000";
end arch;
```



VGA Controller – Simplified View




Bit-Mapped Pixel Generation Circuit

- Video memory is used to store data to be displayed on the screen
- Each pixel is represented by a memory word holding its color
- Graphics processing circuit continuously updates the screen by writing to the video memory, which is then read by the Pixel Generation Circuit
- Memory needed
 640•480 = 310 kbits for a monochrome display
 640•480•3 = 930 kbits for an 8-color display

Tile-Mapped Pixel Generation Circuit


- Tile = a group of pixels, e.g., 8x8 square of pixels
- The 640x480 pixel-oriented screen becomes an 80x60 tile-oriented screen
- The tile can hold a limited number of patterns, e.g. 32
- For each tile we need to store the number of a displayed pattern (in the range 0..31)
- Tile memory
 - 80•60 tiles/screen 5 bits/tile ≈ 24 kbits
 - Pattern memory
 - 32 patterns 64 bits/pattern = 2kbit

Example of a Tile Pattern




Object-Mapped Scheme


- RGB signals are generated on the fly based on the values of x and y coordinates (pixel_x, pixel_y)
- Applicable to a limited number of simple objects
- No memory needed




Object-Mapped Pixel Generation



Still Screen of the Pong Game



Generation of the Wall Stripe




$$32 \le x \le 35$$

Generation of the Wall Stripe in VHDL

```
-- wall left, right boundary
  constant WALL_X_L: integer:=32;
  constant WALL_X_R: integer:=35;
.....
-- pixel within wall
  wall_on <=
    '1' when (WALL_X_L<=pix_x) and (pix_x<=WALL_X_R) else
    '0';
-- wall rgb output
  wall_rgb <= "001"; -- blue</pre>
```


Generation of the Bar (Paddle)



Generation of the Bar in VHDL

```
constant MAX X: integer:=640;
constant MAX Y: integer:=480;
constant BAR_X_L: integer:=600;
constant BAR_X_R: integer:=603;
constant BAR Y SIZE: integer:=72;
constant BAR_Y_T: integer:=MAX_Y/2-BAR_Y_SIZE/2; --204
constant BAR Y B: integer:=BAR Y T+BAR Y SIZE-1;
bar on <=
   '1' when (BAR_X_L<=pix_x) and (pix_x<=BAR_X_R) and
        (BAR Y T<=pix y) and (pix y<=BAR Y B) else
   '0';
bar rgb <= "010"; --green
```

Generation of the Square Ball




$$580 \le x \le 587$$

$$238 \le y \le 245$$

Generation of the Square Ball in VHDL

```
constant BALL SIZE: integer:=8;
constant BALL X L: integer:=580;
constant BALL_X_R: integer:=BALL_X_L+BALL_SIZE-1;
constant BALL_Y_T: integer:=238;
constant BALL Y B: integer:=BALL Y T+BALL SIZE-1;
sq ball on <=
  '1' when (BALL_X_L<=pix_x) and (pix_x<=BALL_X_R) and
          (BALL Y T<=pix y) and (pix y<=BALL Y B) else
  '0';
 ball rgb <= "100"; -- red
```

Selection and Multiplexing Circuit



Selection and Multiplexing in VHDL

```
process(video_on, wall_on, bar_on, sq_ball_on, wall_rgb, bar_rgb, ball_rgb)
 begin
   if video on='0' then
     graph rgb <= "000"; --blank
   else
    if wall on='1' then
      graph_rgb <= wall_rgb;
     elsif bar_on='1' then
      graph rgb <= bar_rgb;</pre>
     elsif sq ball on='1' then
      graph rgb <= ball rgb;
     else
      graph rgb <= "110"; -- yellow background
     end if;
   end if:
 end process;
```



VHDL Code of Pixel Generation (1)

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity pong_graph_st is
  port(
   video_on: in std_logic;
   pixel_x, pixel_y: in std_logic_vector(9 downto 0);
   graph_rgb: out std_logic_vector(2 downto 0)
end pong_graph_st;
```

VHDL Code of Pixel Generation (2)

architecture sq ball arch of pong graph st is -- x, y coordinates (0,0) to (639,479) signal pix_x, pix_y: unsigned(9 downto 0); constant MAX X: integer:=640; constant MAX_Y: integer:=480; -- vertical strip as a wall -- wall left, right boundary constant WALL X L: integer:=32; constant WALL_X_R: integer:=35;

VHDL Code of Pixel Generation (3)

```
-- right vertical bar
-- bar left, right boundary
constant BAR X L: integer:=600;
constant BAR_X_R: integer:=603;
-- bar top, bottom boundary
constant BAR_Y_SIZE: integer:=72;
constant BAR Y T: integer:=MAX Y/2-BAR Y SIZE/2; --204
constant BAR Y B: integer:=BAR Y T+BAR Y SIZE-1;
```

VHDL Code of Pixel Generation (4)

```
-- square ball
 constant BALL_SIZE: integer:=8;
 -- ball left, right boundary
 constant BALL X L: integer:=580;
 constant BALL X R: integer:=BALL X L+BALL SIZE-1;
 -- ball top, bottom boundary
 constant BALL_Y_T: integer:=238;
 constant BALL Y B: integer:=BALL Y T+BALL SIZE-1;
-- object output signals
signal wall_on, bar_on, sq_ball_on: std_logic;
signal wall_rgb, bar_rgb, ball_rgb: std_logic_vector(2 downto 0);
```

VHDL Code of Pixel Generation (5)

```
begin
  pix_x <= unsigned(pixel_x);</pre>
  pix_y <= unsigned(pixel_y);</pre>
  -- (wall) left vertical strip
  -- pixel within wall
  wall on <=
    '1' when (WALL_X_L<=pix_x) and (pix_x<=WALL_X_R) else
    '0';
  -- wall rgb output
 wall_rgb <= "001"; -- blue
```

VHDL Code of Pixel Generation (6)

VHDL Code of Pixel Generation (7)

```
---square ball
------
-- pixel within squared ball
sq_ball_on <=
'1' when (BALL_X_L<=pix_x) and (pix_x<=BALL_X_R) and
(BALL_Y_T<=pix_y) and (pix_y<=BALL_Y_B) else
'0';
ball_rgb <= "100"; -- red
```

VHDL Code of Pixel Generation (8)

```
process(video_on, wall_on, bar_on, sq_ball_on, wall_rgb, bar_rgb, ball_rgb)
  begin
    if video on='0' then
       graph rgb <= "000"; --blank
    else
      if wall on='1' then
        graph_rgb <= wall_rgb;
      elsif bar_on='1' then
        graph rgb <= bar rgb;
      elsif sq_ball_on='1' then
        graph rgb <= ball rgb;
      else
        graph_rgb <= "110"; -- yellow background
      end if:
    end if:
  end process;
end sq ball arch;
```



Option 1: Using Equation of a Circle

Check whether

$$(x - x_0)^2 + (y - y_0)^2 \le R^2$$

Option 2: Using Pattern ROM

First check whether

$$x_0-R \le x \le x_0+R$$


and
 $y_0-R \le y \le y_0+R$

Then, use

$$x - (x_0 - R)$$
 and $y - (y_0 - R)$

as an address in the pattern memory

Bit Map of a Circle



Bit Map of a Circle in VHDL

```
type rom_type is array (0 to 7) of std_logic_vector(0 to 7);
 -- ROM definition
 constant BALL_ROM: rom_type :=
   "00111100", -- ****
   "01111110", -- *****
   "11111111", -- ******
   "11111111", -- ******
   "11111111", -- ******
   "11111111", -- ******
   "01111110", -- *****
   "00111100" -- ****
 );
```

VHDL Code of a Ball Generator (1)

```
constant BALL_SIZE: integer:=8; -- 8
-- ball left, right boundary
signal ball_x_I, ball_x_r: unsigned(9 downto 0);
-- ball top, bottom boundary
signal ball_y_t, ball_y_b: unsigned(9 downto 0);
signal rom_addr, rom_col: unsigned(2 downto 0);
signal rom_data: std_logic_vector(7 downto 0);
signal rom_bit: std_logic;
```

VHDL Code of a Ball Generator (2)

```
type rom_type is array (0 to 7) of std_logic_vector(0 to 7);
 -- ROM definition
 constant BALL_ROM: rom_type :=
   "00111100", -- ****
   "01111110", -- *****
   "11111111", -- *******
   "11111111", -- ******
   "11111111", -- ******
   "11111111", -- ******
   "01111110", -- *****
   "00111100" -- ****
 );
```

VHDL Code of a Ball Generator (3)

```
-- pixel within ball
 sq ball on <=
   '1' when (ball_x_l<=pix_x) and (pix_x<=ball_x_r) and
           (ball_y_t<=pix_y) and (pix_y<=ball_y_b) else
   '0';
 -- map current pixel location to ROM addr/col
 rom_addr <= pix_y(2 downto 0) - ball_y_t(2 downto 0);
 rom col \leq pix x(2 downto 0) - ball x l(2 downto 0);
 rom data <= BALL ROM(to integer(rom addr));
 rom_bit <= rom_data(to_integer(rom_col));
```

VHDL Code of a Ball Generator (4)

```
-- pixel within ball
rd_ball_on <=
    '1' when (sq_ball_on='1') and (rom_bit='1') else
    '0';
-- ball rgb output
ball_rgb <= "100"; -- red</pre>
```