Functional overview STM32L412xx

3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 8 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L412xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V_{CORE}) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The V_{CORE} can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

3.9.4 Low-power modes

The ultra-low-power STM32L412xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.

STM32L412xx Functional overview

Table 4. STM32L412xx modes overview

| Mode | Regulator ⁽¹⁾ | CPU | Flash | SRAM | Clocks | DMA & Peripherals ⁽²⁾ | Wakeup source | Consumption ⁽³⁾ | Wakeup time |
|-----------|--------------------------|-----|-------------------|-------------------|----------------------|---|--|----------------------------|-------------------------------------|
| | MR range 1 | | | | | II V | | 91 µA/MHz | |
| 2 | SMPS range 2 high | > | ONI(4) | Š | 2 | Ī | ¢/N | 34 µA/MHz | Ž |
| | MR range2 | S | Š | | Š | SING SE GSI FOCOSO IIV | Ţ, | 79 µA/MHz | <u>(</u> |
| | SMPS range 2 low | | | | | All except COB_TO, NING | | 28 µA/MHz | |
| LPRun | LPR | Yes | ON ⁽⁴⁾ | NO O | Any except PLL | All except USB_FS, RNG | N/A | 83 µA/MHz | to Range 1:4 µs to Range 2:64 µs |
| | MR range 1 | | | | | = < | | 21 µA/MHz | |
| 0 | SMPS range 2 high | 2 | ON(4) | ONI(5) | , , | Ī | Any interrupt or | 7.5 µA/MHz | 00000 |
| ם פפקט | MR range2 | 2 | Š | | <u>S</u> | SING SE ASILITAGES IN | event | 20 µA/MHz | s cocies |
| | SMPS range 2 low | | | | | | | 7 µA/MHz | |
| LPSleep | LPR | No | ON ⁽⁴⁾ | ON ₍₅₎ | Any except PLL | All except USB_FS, RNG | Any interrupt or event | 83 µA/MHz | 6 cycles |
| C 200 | MR Range 1 | 2 | C | Z | LSE | BOR, PVD, PVM RTC, IWDG COMP1, OPAMP1 USARTx (x=13) ⁽⁶⁾ LPUART1 ⁽⁶⁾ | Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMP1 | , , | 2.47 µs in SRAM |
| | MR Range 2 | 2 | 5 | 5 | LSI | I2Cx (x=13) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen. | LPUART1 ⁽⁶⁾ 12Cx (x=13) ⁽⁷⁾ LPTIMx (x=1,2) USB_FS ⁽⁸⁾ | | 4.1 µs in Flash |



DS12469 Rev 6

23/193

Functional overview STM32L412xx

| | Wakeup time | 5.7 µs in SRAM 7 µs in Flash | 5.8 µs in SRAM 8.3 µs in Flash |
|--|----------------------------------|---|--|
| | Consumption ⁽³⁾ | 3.25 µA w/o RTC 3.65 µA w RTC | 710 nA w/o RTC 950 nA w RTC |
| continued) | Wakeup source | Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMP1 USARTX (x=13) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2CX (x=13) ⁽⁷⁾ LPTIMX (x=1,2) USB_FS ⁽⁸⁾ | Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMP1 I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIMx (x = 1, 2) |
| able 4. STM32L412xx modes overview (continued) | DMA & Peripherals ⁽²⁾ | BOR, PVD, PVM RTC, IWDG COMP1, OPAMP1 USARTx (x=13)(⁶) LPUART1(⁶) I2Cx (x=13) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen. | BOR, PVD, PVM RTC, IWDG COMP1 I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIMx (x = 1, 2) *** All other peripherals are frozen. |
| STM32L | Clocks | rsi LSE | ISI LSE |
| able 4. | SRAM Clocks | NO | NO |
| | Flash | Off | Off |
| | CPU | N | °Z |
| | Regulator ⁽¹⁾ | LPR | LPR |
| | Mode | Stop 1 | Stop 2 |

24/193 DS12469 Rev 6



STM32L412xx Functional overview

Table 4. STM32L412xx modes overview (continued)

| Mode | Regulator ⁽¹⁾ | CPU | Flash | Flash SRAM Clocks | Clocks | DMA & Peripherals ⁽²⁾ | Wakeup source | Consumption ⁽³⁾ | Wakeup time |
|----------|--------------------------|-----------------|-------|-------------------|--------|--|--|----------------------------|-------------|
| | LPR | | | SRAM 2 ON | | BOR, RTC, IWDG *** | | 195 nA | |
| Standby | OFF | Power ed Off | #0 | Power | LSE | All other peripherals are powered off. | Reset pin 5 I/Os (WKUPx) ⁽⁹⁾ BOR, RTC, IWDG | 105 nA | 16.1 µs |
| | | | | #O | | I/O configuration can be floating, pull-up or pull-down | | | |
| | | | | | | RTC *** | | | |
| Shutdown | OFF | Power ed Off | Off | Power ed | LSE | All other peripherals are powered off. | Reset pin 5 I/Os (WKUPx) ⁽⁹⁾ | 18 nA | 256 µs |
| | | | | 5 | | I/O configuration can be floating, pull-up or pull- down ⁽¹⁰⁾ | RIC | | |

1. LPR means Main regulator is OFF and Low-power regulator is ON.

2. All peripherals can be active or clock gated to save power consumption.

Typical current at V_{DD} = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in LPRun/LPSleep. 3

4. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.

5. The SRAM1 and SRAM2 clocks can be gated on or off independently.

U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event. 9

7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.

8. USB_FS wakeup by resume from suspend and attach detection protocol event.

9. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PA2, PC5.

10. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

7/

DS12469 Rev 6

25/193