

<u>Sistemas Digitais Avançados</u> <u>Prof. Imbiriba</u>

Solução - Trabalho 1

Parte 2a: Usando SOP

```
LIBRARY ieee;
     USE ieee.std logic 1164.all;
 4
   ENTITY part2b IS
 5

    □ PORT (SW : IN STD LOGIC VECTOR(9 DOWNTO 0); -- CHAVES

                LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)); -- LEDs
 6
 7
     END part2b;
 8
 9
    ☐ARCHITECTURE Structure OF part2b IS
        SIGNAL Sel : STD LOGIC;
10
11
         SIGNAL X, Y, M : STD LOGIC VECTOR(3 DOWNTO 0);
12
   BEGIN
         X \le SW(3 DOWNTO 0);
13
14
         Y <= SW(7 DOWNTO 4);
15
         Sel <= SW(9);
16
17
         M(0) \leftarrow (NOT(Sel) AND X(0)) OR (Sel AND Y(0));
         M(1) \leftarrow (NOT(Sel) AND X(1)) OR (Sel AND Y(1));
18
19
         M(2) \leftarrow (NOT(Sel) AND X(2)) OR (Sel AND Y(2));
20
         M(3) \leftarrow (NOT(Sel) AND X(3)) OR (Sel AND Y(3));
21
        LEDG(9) \le Sel;
22
23
         LEDG(8 DOWNTO 4) <= "000000";
        LEDG(3 DOWNTO 0) <= M;
24
25
    END Structure;
```

Parte 2b: Usando comando WHEN ELSE

```
LIBRARY ieee;
 2
     USE ieee.std logic 1164.all;
 3
 4
    ENTITY mux 2bit 4to1 IS
 5
    □ PORT (S, U, V, W, X : IN STD LOGIC VECTOR(3 DOWNTO 0);
                          M : OUT STD LOGIC VECTOR(3 DOWNTO 0));
 6
 7
     END mux 2bit 4to1;
8
9
    ARCHITECTURE rtl OF mux 2bit 4to1 IS
10
11
    BEGIN
12
        M \leftarrow U when S(0)='0' and S(1)='0' else
             V when S(0)='0' and S(1)='1' else
13
              W when S(0)='1' and S(1)='0' else
14
              X when S(0)='1' and S(1)='0';
15
16
17
   END rtl;
```

Parte3:

```
1
        LIBRARY ieee;
       USE ieee.std_logic_1164.all;
 3
       -- MÓDULO QUE CONECTA AS CHAVES AOS LEDS
 4
     ☐ ENTITY part3 IS
☐ PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)); -- LEDS VERDES
 5
 6
 7
 8
 9
     □ARCHITECTURE Structure OF part3 IS
10
          SIGNAL m 0, m 1 : STD LOGIC;
11
12
              -- sinais intermediário
13
           SIGNAL S, U, V, W, X, M : STD_LOGIC_VECTOR(1 DOWNTO 0); -- M é um multiplexador de 2-bit 4-para-1 SIGNAL U_V, W_X : STD_LOGIC_VECTOR(1 DOWNTO 0); -- usado no primeiro estágio,
14
15
                                                                                  -- {\tt U}_{\tt V}{\tt V} seleciona entre as entradas {\tt U} ou {\tt V}, e
16
     -- \overline{\mathbb{W}}_{X} seleciona entre as entradas \mathbb{W} ou X
17
18
19
     BEGIN
20
           S(1 DOWNTO 0) <= SW(9 DOWNTO 8);
21
           U <= SW(1 DOWNTO 0);
           V <= SW(3 DOWNTO 2);
22
           W <= SW(5 DOWNTO 4);
23
           X \le SW(7 DOWNTO 6);
24
25
           -- 2-bit 4-para-1 multiplexador - primeiro estágio
26
27
           U_V(0) \leftarrow (NOT(S(0)) AND U(0)) OR (S(0) AND V(0));
           U_V(1) \leftarrow (NOT(S(0)) AND U(1)) OR (S(0) AND V(1));
28
           W_X(0) \leftarrow (NOT(S(0)) AND W(0)) OR (S(0) AND X(0));
29
30
           \overline{\mathbb{W}} \times (1) \leftarrow (NOT(S(0)) \text{ AND } \mathbb{W}(1)) \text{ OR } (S(0) \text{ AND } \mathbb{X}(1));
31
32
            -- 2-bit 4-para-1 multiplexador - segundo estágio
           33
34
35
36
           LEDG(1 DOWNTO 0) <= M;
          LEDG(9 DOWNTO 2) <= "00000000";
37
38
      END Structure;
```

Continua ...

Parte4:

```
□-- Implementa um circuito que pode mostrar caracteres em um display de 7 segmentos.
      -- entradas: SW1-0 seleciona o caractere no display. Os caractres são:
 2
 3
           SW 1 0 Caract.
 4
                0 0 'd'
 5
                0 1 'E'
 6
      ...
                1 0 '0'
 7
       --
 8
                 1 1 branco
      -- saídas : LEDG2-0 mostra o status das chaves
 9
10
                  HEXO mostra o caractere selecionado no display
11
12
     LIBRARY ieee;
13
      USE ieee.std logic 1164.all;
14
    ENTITY part4 IS
15
    PORT (SW : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- CHAVES
16
               LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0); -- LEDs VERDES
HEXO : OUT STD_LOGIC_VECTOR(0 TO 6)); -- DISPLAY 7SEC
17
18
                                                                    -- DISPLAY 7SEG
     END part4;
19
20
     ☐ARCHITECTURE Structure OF part4 IS
21
22
     SIGNAL C : STD LOGIC VECTOR (1 DOWNTO 0);
23
     ■BEGIN
         LEDG(1 DOWNTO 0) <= SW;
24
         LEDG(9 DOWNTO 2) <= "000000000";
25
26
27
          C <= SW;
28
    29
30
                 | |
5| |1
31
32
                5|
                 | 6 |
33
34
35
                 1 1
                4| |2
| |
36
37
38
39
                   3
40
41
          -- A seguintes equações descrevem a função do display na forma SOP (invertida)
42
         \text{HEXO}(0) \leftarrow \text{NOT}((\text{NOT}(d(1)) \text{ AND } C(0)) \text{ OR } (C(1) \text{ AND NOT } C(0)));
         HEXO(1) <= C(0);
43
         HEXO(2) <= C(0);
44
45
          \text{HEXO}(3) <= C(1) \text{ AND } C(0);
46
          \text{HEXO}(4) <= C(1) \text{ AND } C(0);
         \text{HEXO}(5) \iff \text{NOT}((\text{NOT}(C(1)) \text{ AND } C(0)) \text{ OR } (C(1) \text{ AND NOT } C(0)));
47
         HEXO(6) <= C(1);
49
    END Structure;
```

Continua...

Parte5

```
LIBRARY ieee;
 1
      USE ieee.std logic 1164.all;
    ☐ENTITY part5 IS
 5 ☐ PORT (SW : IN STD LOGIC VECTOR (9 DOWNTO 0);
                 LEDR : OUT STD LOGIC VECTOR (9 DOWNTO 0);
 7
                 HEX3, HEX2, HEX1, HEX0 : OUT STD LOGIC VECTOR (0 TO 6));
     END part5;
 8
 9
    ☐ARCHITECTURE Structure OF part5 IS
10
11 🖃
         COMPONENT mux_2bit_4to1
           PORT ( S, U, V, W, X : IN STD LOGIC VECTOR(1 DOWNTO 0);
12 =
                    M : OUT STD LOGIC VECTOR(1 DOWNTO 0));
13
14
         END COMPONENT;
          COMPONENT char_7seg
15
    PORT ( C : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
16
    Display : OUT STD_LOGIC_VECTOR(0 TO 6));
17
18
          END COMPONENT;
19
          SIGNAL Ch_Sel, Ch0, Ch1, Ch2, Ch3 : STD_LOGIC_VECTOR(1 DOWNTO 0);
20
          SIGNAL H3 Ch, H2 Ch, H1 Ch, H0 Ch : STD LOGIC VECTOR (1 DOWNTO 0);
21
22
         LEDR <= SW;
23
24
         Ch_Sel <= SW(9 DOWNTO 8);</pre>
         ChO <= SW(7 DOWNTO 6);
25
26
          Ch1 <= SW(5 DOWNTO 4);
27
          Ch2 <= SW(3 DOWNTO 2);
28
         Ch3 <= SW(1 DOWNTO 0);
29
30
          -- instancia do mux 2bit 4 para 1 (S, U, V, W, M);
          M3: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch0, Ch1, Ch2, Ch3, H3_Ch);
31
         M2: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch1, Ch2, Ch3, Ch0, H2_Ch);
M1: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch2, Ch3, Ch0, Ch1, H1_Ch);
M0: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch3, Ch0, Ch1, Ch2, H0_Ch);
32
33
34
35
36
          -- instancia dos displays de 7seg;
          H3: char_7seg PORT MAP (H3_Ch, HEX3);
37
38
          H2: char_7seg PORT MAP (H2_Ch, HEX2);
         H1: char_7seg PORT MAP (H1_Ch, HEX1);
H0: char_7seg PORT MAP (H0_Ch, HEX0);
39
40
41
      END Structure;
42
    LIBRARY ieee;
43
44
      USE ieee.std_logic_1164.all;
45
      -- Implementa um multiplexador de 2 bits 4_para_1
46
47
   ENTITY mux_2bit_4to1 IS
48 PORT (S, U, V, W, X: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
                               : OUT STD LOGIC VECTOR(1 DOWNTO 0));
49
                M
50
      END mux_2bit_4to1;
51
```

Continua ...

```
☐ARCHITECTURE Behavior OF mux_2bit_4to1 IS
53
         SIGNAL m_0, m_1 : STD_LOGIC;
                                                           -- multiplexador intermediario
54
         SIGNAL U V, W X : STD LOGIC VECTOR (1 DOWNTO 0); -- usado no primeiro mux,
55 🚊
                                                           -- U V seleciona saídas U ou V, e
56
                                                           -- W X seleciona saídas W or X
57 BEGIN
58
         -- primeiro estágio - mux de 2 bits de 4 para 1
59
         U \ V(0) <= (NOT(S(0)) \ AND \ U(0)) \ OR \ (S(0) \ AND \ V(0));
         U_V(1) \leftarrow (NOT(S(0)) \text{ AND } U(1)) \text{ OR } (S(0) \text{ AND } V(1));

W_X(0) \leftarrow (NOT(S(0)) \text{ AND } W(0)) \text{ OR } (S(0) \text{ AND } X(0));
60
61
         W_X(1) \le (NOT(S(0)) AND W(1)) OR (S(0) AND X(1));
62
63
         -- segundo estágio - mux de 2 bits de 4_para_1
64
65
         M(0) \leftarrow (NOT(S(1)) AND U_V(0)) OR (S(1) AND W_X(0));
66
         M(1) \leftarrow (NOT(S(1)) AND U V(1)) OR (S(1) AND W X(1));
67
68
     END Behavior;
69
70 LIBRARY ieee;
71
     USE ieee.std_logic_1164.all;
72
73
    □-- Converte entrada de 2 bits C1-C0 em um código de saída
74
     -- para produzir um caracter de 7 segmentos, conforme abaixo:
75
      -- C 1 0 Char
76
             0 0 'd'
0 1 'E'
77
      ---
78
               1 0 '0'
79
      --
               1 1 ' ' blank
80
82
END char_7seg;
               Display : OUT STD_LOGIC_VECTOR(0 TO 6));
85
86
87 🖃 ---
88
         ___
                 0
89
         --
             | |
5| |1
90
91
               | 6 |
92
93
94
               1 1
              4 | |2
95
96
97
98
                3
```

Continua ...

```
100 ARCHITECTURE Behavior OF char_7seg IS
101
     BEGIN
102
          -- As seguintes equações descrevem a função do display na forma SOP.
103
104
         105
          Display(1) \leftarrow C(0);
106
          Display(2) \leftarrow C(0);
107
          Display(3) \leftarrow C(1) AND C(0);
          Display(4) \leftarrow C(1) AND C(0);
108
          \label{eq:display}  \text{Display(5)} \  \  <= \  \, \text{NOT((NOT(C(1)) AND C(0)) OR (C(1) AND NOT C(0)));} 
109
110
        Display(6) \ll C(1);
111 END Behavior;
```

FIM