

<u>Sistemas Digitais Avançados</u> <u>Prof. Imbiriba</u>

Solução - Trabalho 2

Parte 1:

```
-- Display digitos de 0 a 9 em display 7-segment, usando as chaves SW
      -- como entradas.
 3
      LIBRARY ieee;
 5
     USE ieee.std_logic_l164.all;
 6
    ■ENTITY partl IS
                ( SW : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
LEDG : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6));
 8
   PORT (SW
                                                                          -- LEDs verdes
-- 7-segs
 9
10
11
12
    ARCHITECTURE Structure OF part1 IS
13
    ☐ COMPONENT bcd7seg
           PORT ( B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
H : OUT STD_LOGIC_VECTOR(0 TO 6));
15
    16
        END COMPONENT;
17
      BEGIN
18
19
         LEDG <= SW;
20
21
         -- saída para decodificação display 7-seg
         digitl: bcd7seg PORT MAP (SW(7 DOWNTO 4), HEX1);
digit0: bcd7seg PORT MAP (SW(3 DOWNTO 0), HEX0);
22
23
      END Structure;
24
25
     LIBRARY ieee;
26
27
     USE ieee.std logic 1164.all;
28
     ENTITY bcd7seg IS
     PORT ( B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);

H : OUT STD_LOGIC_VECTOR(0 TO 6));
30
      H :
END bcd7seg;
31
32
33
34
     ☐ARCHITECTURE Structure OF bcd7seg IS
35
     BEGIN
36
     ⊟ --
37
                  0
38
                  ---
               39
40
                      |1
41
                | 6 |
42
43
                4| |2
44
45
46
          __
47
48
49
          -- В Н
50
51
          -- 0 0000001;
         -- 1 1001111;
52
          -- 2 0010010;
53
          -- 3 0000110;
54
55
          -- 4 1001100;
56
          -- 5 0100100;
57
          -- 6 0100000;
58
          -- 7 0001111;
         -- 8 0000000:
59
60
         -- 9 0000100;
61
          H(0) \leftarrow (NOT(B(3)) AND B(2) AND NOT(B(1)) AND NOT(B(0))) OR
             (NOT(B(3)) AND NOT(B(2)) AND NOT(B(1)) AND B(0));
```

```
H(1) \ll (B(2) \text{ AND NOT}(B(1)) \text{ AND } B(0)) \text{ OR}
63
64
               (B(2) AND B(1) AND NOT(B(0)));
65
           H(2) \le (NOT(B(2)) AND B(1) AND NOT(B(0)));
66
           H(3) \leftarrow (NOT(B(3)) AND NOT(B(2)) AND NOT(B(1)) AND B(0)) OR
               (NOT(B(3)) AND B(2) AND NOT(B(1)) AND NOT(B(0))) OR (NOT(B(3)) AND B(2) AND B(1) AND B(0));
67
           H(4) \leftarrow (NOT(B(1)) AND B(0)) OR (NOT(B(3)) AND B(0)) OR
68
69
              (NOT(B(3)) AND B(2) AND NOT(B(1)));
70
           H(5) \iff (B(1) \text{ AND } B(0)) \text{ OR } (\text{NOT}(B(2)) \text{ AND } B(1)) \text{ OR}
71
               (NOT(B(3)) AND NOT(B(2)) AND B(0));
72
           H(6) \leftarrow (B(2) \text{ AND } B(1) \text{ AND } B(0)) \text{ OR } (NOT(B(3)) \text{ AND } NOT(B(2)) \text{ AND } NOT(B(1)));
      LEND Structure;
```

Parte 2:

```
1 -- conversor bcd-para-decimal
 3
     LIBRARY ieee:
 4
     USE ieee.std logic 1164.all;
 5
    □ENTITY part2 IS
 6
                         : IN STD LOGIC VECTOR (3 DOWNTO 0);
 7
    PORT (SW
 8
               HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6)); -- 7-segs
     END part2;
9
10
11
    ■ARCHITECTURE Structure OF part2 IS
    ☐ COMPONENT mux2tol 4bit
12
           PORT ( X, Y : IN STD LOGIC VECTOR (3 DOWNTO 0);
13
    14
                   s : IN STD_LOGIC;
1.5
                  M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
16
        END COMPONENT:
17
    COMPONENT bcd7seg
           PORT ( B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
18
    H : OUT STD LOGIC VECTOR(0 TO 6));
19
20
        END COMPONENT;
21
        SIGNAL V, M : STD LOGIC VECTOR (3 DOWNTO 0);
22
         SIGNAL A : STD LOGIC VECTOR(3 DOWNTO 0);
23
        SIGNAL z : STD LOGIC;
24
     BEGIN
        V <= SW;
25
26
27
         -- circuito comparador para V > 9
28
        z \le (V(3) \text{ AND } V(2)) \text{ OR } (V(3) \text{ AND } V(1));
29
        -- Circuito A: when V > 9, este circuito permite o display0 - d0 mostrar os valores
30
    -- de 0 - 5 (para V = 10 até V = 15). Note que V3 = 1 para todos esses valores
31
32
         -- e V3 não é necessário para o circuito A. O circuito implementa a seguinte tabela
33
         -- verdade:
34
         -- V2 V1 V0 | A2 A1 A0
35
```

```
36
37
          -- 0 1 0 | 0 0 0 (V = 1010 -> 0)
          -- 0 1 1 | 0 0 1 (V = 1011 -> 1)
38
39
          --1 0 0 | 0 1 0 (V = 1100 -> 2)
          --1 0 1 | 0 1 1 (V = 1101 -> 3)
40
          -- 1 1 0 | 1 0 0 (V = 1110 -> 4)
41
          -- 1 1 1 | 1 0 1 (V = 1111 -> 5)
42
         A(3) <= '0';
43
44
          A(2) \le V(2) AND V(1);
45
          A(1) <= V(2) AND NOT(V(1));
46
         A(0) \le (V(1) \text{ AND } V(0)) \text{ OR } (V(2) \text{ AND } V(0));
47
48
         -- multiplexadores
         U0: mux2tol_4bit PORT MAP (V, A, z, M);
49
50
51
          Ul: bcd7seg PORT MAP (M, HEX0);
52
         U2: bcd7seg PORT MAP (("000" & z), HEX1);
53
      END Structure;
54
55
      LIBRARY ieee;
56
      USE ieee.std_logic_1164.all;
57
58
     -- Implementa um multiplexador de 4 bits de 2-para-1.
59
     ENTITY mux2tol_4bit IS
    PORT ( X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);

s : IN STD_LOGIC;

M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
60
61
62
63
     END mux2tol 4bit;
64
    ☐ARCHITECTURE Structure OF mux2tol 4bit IS
65
66
     BEGIN
          M(0) \leftarrow (NOT(s) AND X(0)) OR (s AND Y(0));
67
68
          M(1) \leftarrow (NOT(s) AND X(1)) OR (s AND Y(1));
          M(2) \leftarrow (NOT(s) AND X(2)) OR (s AND Y(2));
```

```
70
          M(3) \leftarrow (NOT(s) AND X(3)) OR (s AND Y(3));
71
       END Structure;
 72
73
       LIBRARY ieee;
74
      USE ieee.std_logic_l164.all;
75
76
     ENTITY bcd7seg IS
77
     PORT ( B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
 78
                   H : OUT STD LOGIC VECTOR(0 TO 6));
79
       END bcd7seg;
80
     ☐ARCHITECTURE Structure OF bcd7seg IS
81
    BEGIN
82
83
     84
                    0
85
               86
87
88
                 | 6 |
89
                 90
91
92
 93
94
           __
                    - 3
95
96
           -- В Н
97
           -- 0 0000001;
98
99
           -- 1 1001111;
100
          -- 2 0010010;
101
           -- 3 0000110;
102
           -- 4 1001100;
          -- 5 0100100;
103
          -- 6 0100000;
104
          -- 7 0001111;
105
106
          -- 8 0000000;
107
          -- 9 0000100;
108
          H(0) \leftarrow (NOT(B(3)) AND B(2) AND NOT(B(1)) AND NOT(B(0))) OR
             (NOT(B(3)) AND NOT(B(2)) AND NOT(B(1)) AND B(0));
109
110
          H(1) \leftarrow (B(2) \text{ AND NOT}(B(1)) \text{ AND } B(0)) \text{ OR}
              (B(2) AND B(1) AND NOT(B(0)));
111
112
          H(2) \le (NOT(B(2)) AND B(1) AND NOT(B(0)));
          H(3) \leftarrow (NOT(B(3)) AND NOT(B(2)) AND NOT(B(1)) AND B(0)) OR
113
114
              (NOT(B(3)) AND B(2) AND NOT(B(1)) AND NOT(B(0))) OR (NOT(B(3)) AND B(2) AND B(1) AND B(0));
115
          H(4) \leftarrow (NOT(B(1)) AND B(0)) OR (NOT(B(3)) AND B(0)) OR
116
              (NOT (B(3)) AND B(2) AND NOT (B(1)));
117
           H(5) \le (B(1) \text{ AND } B(0)) \text{ OR } (NOT(B(2)) \text{ AND } B(1)) \text{ OR}
118
              (NOT(B(3)) AND NOT(B(2)) AND B(0));
119
           H(6) \le (B(2) \text{ AND } B(1) \text{ AND } B(0)) \text{ OR } (NOT(B(3)) \text{ AND } NOT(B(2)) \text{ AND } NOT(B(1)));
      LEND Structure;
120
```



```
Parte 3:
```

```
1 -- somador completo de 4-bits
    LIBRARY ieee;
 4
    USE ieee.std logic 1164.all;
 5
    ENTITY part3 IS

☐ PORT ( SW : IN STD LOGIC VECTOR(8 DOWNTO 0);

7
               LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
9
     END part3;
10
    □ARCHITECTURE Structure OF part3 IS
11
12
       COMPONENT fa
13
    PORT ( a, b, ci : IN STD LOGIC;
14
                  s, co : OUT STD LOGIC);
15
        END COMPONENT;
        SIGNAL A, B, S : STD LOGIC VECTOR(3 DOWNTO 0);
16
        SIGNAL C : STD LOGIC VECTOR (4 DOWNTO 0);
17
     BEGIN
18
19
        A \le SW(7 DOWNTO 4);
20
        B <= SW(3 DOWNTO 0);
21
        C(0) \le SW(8);
        bit0: fa PORT MAP (A(0), B(0), C(0), S(0), C(1));
22
23
        bitl: fa PORT MAP (A(1), B(1), C(1), S(1), C(2));
24
        bit2: fa PORT MAP (A(2), B(2), C(2), S(2), C(3));
25
        bit3: fa PORT MAP (A(3), B(3), C(3), S(3), C(4));
26
27
        -- Mostra as entradas
       LEDG(4 DOWNTO 0) \leftarrow (C(4) \& S);
        LEDG(9 DOWNTO 5) <= "00000";
29
     END Structure;
30
31
32
33
    LIBRARY ieee;
34
    USE ieee.std_logic_l164.all;
35
36 ⊟ENTITY fa IS

☐ PORT (a, b, ci : IN STD LOGIC;

37
               s, co : OUT STD LOGIC);
38
     END fa;
39
40
    ☐ARCHITECTURE Structure OF fa IS
41
42
       SIGNAL a xor b : STD LOGIC;
43
    BEGIN
44
        a xor b <= a XOR b;
45
        s <= a xor b XOR ci;
46
        co <= (NOT(a xor b) AND b) OR (a xor b AND ci);
    L<sub>END</sub> Structure;
47
48
```



Parte4:

```
-- Somador BCD de 1-digito S1 S0 = X + Y + Cin
1
       -- entradas:SW7-4 = X
 3
            SW3-0 = Y
                    SW8 = Cin
 4
5
       -- Saídas: X é mostrado no HEX5
                    Y é mostrado no HEX3
 7
                    S1 S0 é mostrado no HEX1 HEX0
8
 9
      LIBRARY ieee;
10
    USE ieee.std logic 1164.all;
11
12
     ☐ENTITY part4 IS
    FORT ( SW : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
13
14
                 HEX5, HEX4, HEX3, HEX2, HEX1, HEX0 : OUT STD LOGIC VECTOR (0 TO 6));
15
16
      END part4;
17
18
    ARCHITECTURE Structure OF part4 IS
    ☐ COMPONENT fa
19
            PORT ( a, b, ci : IN STD_LOGIC;
20
     s, co : OUT STD LOGIC);
21
22
          END COMPONENT;
         COMPONENT bcd7seg
23
    PORT ( B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
H : OUT STD_LOGIC_VECTOR(0 TO 6));
24
    25
         END COMPONENT;
26
27
    COMPONENT part2
           PORT ( V : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
28
    z : BUFFER STD LOGIC;
29
                     M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
30
         END COMPONENT;
31
    COMPONENT mux2tol 4bit
32
           PORT ( X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s : IN STD_LOGIC;
33
    34
35
                    M
                          : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
        END COMPONENT;
36
         SIGNAL X, Y, S : STD_LOGIC_VECTOR(3 DOWNTO 0); -- S é o resultado (saída) do somador
37
38
         SIGNAL Cin : STD LOGIC;
                                                               -- carry de entrada
        SIGNAL C : STD_LOGIC_VECTOR(4 DOWNTO 1);
SIGNAL M : STD_LOGIC_VECTOR(3 DOWNTO 0);
39
                                                              -- carries internos
        SIGNAL M: STD LOGIC VECTOR(3 DOWNTO 0); -- usado para soma 0 até 15 SIGNAL B, S0: STD LOGIC VECTOR(3 DOWNTO 0); -- usado para soma 16 - 19
40
41
        SIGNAL z, S1 : STD LOGIC;
42
43
      BEGIN
         X \le SW(7 DOWNTO 4);
44
         Y <= SW(3 DOWNTO 0);
45
46
         Cin <= SW(8);
47
48
         bit0: fa PORT MAP (X(0), Y(0), Cin, S(0), C(1));
         bitl: fa PORT MAP (X(1), Y(1), C(1), S(1), C(2));
bit2: fa PORT MAP (X(2), Y(2), C(2), S(2), C(3));
49
50
         bit3: fa PORT MAP (X(3), Y(3), C(3), S(3), C(4));
51
         LEDG(4 DOWNTO 0) \leftarrow (C(4) & S);
52
53
54
         -- Display as entradas
55
         H_5: bcd7seg PORT MAP (X, HEX5);
56
         HEX4 <= "11111111";
                               -- display em branco (apagado)
57
         H 3: bcd7seg PORT MAP (Y, HEX3);
58
59
         HEX2 <= "11111111"; -- display em branco
60
         -- Detecta entradas ilegais, mostra no LEDG(9) LEDG(9) <= (X(3) \text{ AND } X(2)) OR (X(3) \text{ AND } X(1)) OR
61
62
63
                (Y(3) AND Y(2)) OR (Y(3) AND Y(1));
64
         LEDG(8 DOWNTO 5) <= "0000";
65
66
         -- Mostra a soma
    -- parte2 (V, z, M);
67
         Ul: part2 PORT MAP (S, z, M);
```

```
69
           B(3) <= M(1);
 70
           B(2) \le NOT(M(1));
 71
           B(1) <= NOT(M(1));
 72
           B(0) <= M(0);
           U2: mux2tol_4bit PORT MAP (M, B, C(4), S0);
 73
 74
 75
          HO: bcd7seg PORT MAP (SO, HEXO);
 76
          -- HEX1 mostra 1 quando z é 1 (soma 10-15), e também quando C[4] is 1 (soma 16-19)
 77
           S1 \le z OR C(4);
          H1: bcd7seg PORT MAP ("000" & S1, HEX1);
 78
 79
       END Structure;
 80
 81
      LIBRARY ieee:
 82
      USE ieee.std_logic_l164.all;
 83
 84 ENTITY fa IS
     PORT ( a, b, ci : IN STD_LOGIC;
 85
                  s, co : OUT STD LOGIC);
 86
      END fa;
 87
 88
 89
     ☐ARCHITECTURE Structure OF fa IS
         SIGNAL a_xor_b : STD_LOGIC;
 90
 91 ⊟BEGIN
       a_xor_b <= a XOR b;
 92
         s <= a_xor_b XOR ci;
co <= (NOT(a_xor_b) AND b) OR (a_xor_b AND ci);
 93
 94
      END Structure;
 95
 96
 97
     LIBRARY ieee;
 98
      USE ieee.std logic 1164.all;
99
100 ⊟ENTITY part2 IS
     PORT ( V : IN
101
                               STD LOGIC VECTOR (3 DOWNTO 0);
      z : BUFFER STD_LOGIC;
M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
102
103
      END part2;
104
105
106 ARCHITECTURE Structure OF part2 IS
107 | SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0);
108 | COMPONENT mux2tol_4bit
            PORT ( X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
s : IN STD_LOGIC;
M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
109
      110
111
      END COMPONENT;
112
113
       BEGIN
          -- circuito comparator para V\,>\,9
114
115
          z \ll (V(3) \text{ AND } V(2)) \text{ OR } (V(3) \text{ AND } V(1));
116
      -- Circuito A: quando V > 9, este circuito permite o display d0 mostrar os valores

-- de 0 -- 5 (para valores de V = 10 até V = 15). Note que V3 = 1 para todo esses
117
118
119
          -- valores e V3 não é necessário no circuito A.
          -- O circuito implementa a seguinte tabela verdade:
120
121
          -- V2 V1 V0 | A2 A1 A0
122
123
          -- 0 1 0 | 0 0 0
                                      V = 1010 -> 0
124
          -- 0 1 1 | 0 0 1
-- 1 0 0 | 0 1 0
                                       V = 1011 -> 1
125
                                       V = 1100 -> 2
126
                                       V = 1101 -> 3
127
           -- 1 0 1 | 0 1 1
          -- 1 1 0 | 1 0 0
                                       V = 1110 -> 4
128
         -- 1 1 1 | 1 0 1
A(3) <= '0';
                                       V = 1111 -> 5
129
130
          A(2) <= V(2) AND V(1);
131
132
           A(1) \le V(2) AND NOT(V(1));
         A(0) \le (V(1) \text{ AND } V(0)) \text{ OR } (V(2) \text{ AND } V(0));
133
```

```
134
135
           -- multiplexadores
          U1: mux2tol_4bit PORT MAP (V, A, z, M);
136
137
       END Structure;
138
139
       LIBRARY ieee;
       USE ieee.std logic 1164.all;
140
141
142
       -- Implementa um multiplexador de 4 bits de 2-para-1.
143
      ☐ENTITY mux2tol 4bit IS

→ PORT ( X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);

144
           s : IN STD_LOGIC;
M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
145
146
147
       END mux2tol_4bit;
148
149
      ☐ARCHITECTURE Structure OF mux2tol 4bit IS
150
      ■ BEGIN
151
           M(0) \leftarrow (NOT(s) AND X(0)) OR (s AND Y(0));
152
           M(1) \leftarrow (NOT(s) AND X(1)) OR (s AND Y(1));
153
           M(2) \leftarrow (NOT(s) AND X(2)) OR (s AND Y(2));
          M(3) \leftarrow (NOT(s) AND X(3)) OR (s AND Y(3));
154
155
       END Structure;
156
157
      LIBRARY ieee;
158
     USE ieee.std_logic_l164.all;
159
160
      ENTITY bcd7seg IS
      PORT ( B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
161
           H : OUT STD_LOGIC_VECTOR(0 TO 6));
162
163
       END bcd7seg;
164
165
      □ARCHITECTURE Structure OF bcd7seg IS
166
      BEGIN
167
168
           ___
                  0
169
           --
              | |
5| |1
170
171
172
                 | 6 |
173
           ___
                | |
4| |2
| |
174
175
176
177
           ___
                    3
178
           ___
179
          -- В Н
180
181
           -- --
182
           -- 0 0000001;
          -- 1 1001111;
-- 2 0010010;
183
184
          -- 3 0000110;
185
          -- 4 1001100;
186
187
          -- 5 0100100;
          -- 6 0100000;
-- 7 0001111;
188
189
          -- 8 00000000;
190
191
          -- 9 0000100;
192
          H(0) \leftarrow (NOT(B(3)) AND B(2) AND NOT(B(1)) AND NOT(B(0))) OR
193
                   (NOT (B(3)) AND NOT (B(2)) AND NOT (B(1)) AND B(0));
           H(1) \ll (B(2) \text{ AND NOT}(B(1)) \text{ AND } B(0)) \text{ OR}
194
195
                   (B(2) AND B(1) AND NOT(B(0)));
196
           H(2) \le (NOT(B(2)) AND B(1) AND NOT(B(0)));
           H(3) \leftarrow (NOT(B(3)) AND NOT(B(2)) AND NOT(B(1)) AND B(0)) OR
197
```

```
198
199
200
201
202
203
204
4 (6) <= (B(2) AND B(1) AND B(1)) AND B(1)) OR
(NOT(B(3)) AND B(2) AND B(1) AND B(0));
(NOT(B(3)) AND B(0)) OR (NOT(B(3)) AND B(0)) OR
(NOT(B(3)) AND B(2) AND NOT(B(1)));
(NOT(B(3)) AND B(0)) OR (NOT(B(2)) AND B(1)) OR
(NOT(B(3)) AND NOT(B(2)) AND B(0));
(NOT(B(3)) AND NOT(B(2)) AND B(0));
(NOT(B(3)) AND B(1) AND B(0)) OR (NOT(B(3)) AND NOT(B(2)) AND NOT(B(1)));
END Structure;
```

Parte5:

```
1
    ∃-- implementa um somador BCD de 2-digitos S2 S1 S0 = A1 A0 + B1 B0
     -- entradas: SW7-4 = A
            SW3-0 = B
3
                 SW8 = Cin
     -- saídas: A é mostrado no display HEX5
5
6
                B é mostrado no display HEX3
                S1 S0 é mostrado no display HEX1 HEX0
7
8
9
   LIBRARY ieee;
10 USE ieee.std_logic_l164.all;
11
     USE ieee.std logic unsigned.all;
12
13 ⊟ENTITY part5 IS
14 PORT ( SW : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
    END part5;
              HEX5, HEX4, HEX3, HEX2, HEX1, HEX0 : OUT STD LOGIC VECTOR (0 TO 6));
15
16
17
18
   ARCHITECTURE Behavior OF part5 IS
   ☐ COMPONENT bcd7seg
19
20 =
         PORT ( bcd
                       : IN STD LOGIC VECTOR (3 DOWNTO 0);
21
                 display : OUT STD_LOGIC_VECTOR(0 TO 6));
22
        END COMPONENT;
23
       SIGNAL A, B : STD_LOGIC_VECTOR(3 DOWNTO 0);
24
25
        SIGNAL Cin : STD LOGIC;
        SIGNAL SO : STD LOGIC VECTOR (4 DOWNTO 0);
26
27
       SIGNAL S1 : STD_LOGIC;
        SIGNAL C1 : STD_LOGIC;
28
29
       SIGNAL ZO : STD LOGIC VECTOR (4 DOWNTO 0); -- usado para soma BCD
30
        SIGNAL TO : STD_LOGIC_VECTOR(4 DOWNTO 0); -- usado para soma BCD
31
32
     BEGIN
       A <= SW (7 DOWNTO 4);
33
34
        B <= SW(3 DOWNTO 0);
        Cin <= SW(8);
```

```
36
37
          -- soma os dois digitos BCD mais baixos. Resultado possue 5 bits: C1,S0
         T0 \ll ('0' \& A) + ('0' \& B) + Cin;
38
    PROCESS (T0)
39
40
         BEGIN
41
    IF (T0 > "01001") THEN
               ZO <= "01010"; -- necessário para subtrair 10 para conseguir o
42
               C1 <= '1';
43
                               -- dígito menos significativo
44
            ELSE
    ZO <= "00000"; -- não é necessário subtrair algo quando soma <= 9
45
               C1 <= '0';
46
47
            END IF:
         END PROCESS:
48
49
         S0 <= T0 - Z0; -- subtract 10 ou 0
50
         S1 <= C1;
51
         -- mostra nos displays de 7-seg
52
53
         digit3: bcd7seg PORT MAP (A, HEX5);
         digit2: bcd7seg PORT MAP (B, HEX3);
54
55
        digitl: bcd7seg PORT MAP (("000" & S1), HEX1);
56
        digit0: bcd7seg PORT MAP (S0(3 DOWNTO 0), HEX0);
57
        HEX4 <= "11111111";
58
59
        HEX2 <= "11111111";
      END Behavior;
60
61
    LIBRARY ieee;
62
63
    USE ieee.std logic 1164.all;
64
     ENTITY bcd7seg IS
65
     PORT ( bcd : IN STD LOGIC VECTOR (3 DOWNTO 0);
66
67
      display
END bcd7seg;
           display : OUT STD LOGIC VECTOR(0 TO 6));
68
 69
 70 ARCHITECTURE Behavior OF bcd7seg IS
 71
     ■BEGIN
 72
 73
                0
 74
         __
                ---
               | |
5| |1
 75
 76
              | 6 |
 77
         --
 78
                ---
         __
 79
               4 | |2
 80
 81
82
         __
 83
 84
 85 🖹
         PROCESS (bcd)
 86
         BEGIN
 87
           CASE bcd IS
               WHEN "0000" => display <= "0000001";
 88
               WHEN "0001" => display <= "1001111";
 89
               WHEN "0010" => display <= "0010010";
 90
               WHEN "0011" => display <= "0000110";
 91
               WHEN "0100" => display <= "1001100";
 92
               WHEN "0101" => display <= "0100100";
 93
               WHEN "0110" => display <= "0100000";
 94
               WHEN "0111" => display <= "0001111";
 95
 96
               WHEN "1000" => display <= "00000000";
               WHEN "1001" => display <= "0000100";
               WHEN OTHERS => display <= "11111111";
 98
            END CASE;
99
100
        END PROCESS;
101 END Behavior;
```



Parte6:

```
LIBRARY ieee;
     USE ieee.std_logic_1164.all;
     USE ieee.std_logic_unsigned.all;
        entrada de 6-bits usando as chaves SW, e converte para decimal (2-digitos bcd)
   MENTITY part6 IS
    PORT (SW: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
HEX3, HEX2, HEX1, HEX0: OUT STD_LOGIC_VECTOR(0 TO 6)); -- 7-segmentos
8
    END part6;
10
   ARCHITECTURE Behavior OF part6 IS
11
12 COMPONENT bcd7seg
13
   PORT ( bcd : IN STD LOGIC VECTOR (3 DOWNTO 0);
14
                 display : OUT STD_LOGIC_VECTOR(0 TO 6));
        END COMPONENT;
1.5
16
        SIGNAL bcd h : STD LOGIC VECTOR (3 DOWNTO 0);
17
        SIGNAL bin6, bcd_1 : STD_LOGIC_VECTOR(5 DOWNTO 0);
18
    BEGIN
19
20
        bin6 <= SW;
21
22
        -- Check various ranges and ajusta para digits bcd.
        PROCESS (bin6)
23
24
        BEGIN
25
          IF (bin6 < "001010") THEN
             bcd h <= "00000";
26
             bcd_1 <= bin6;
27
28 😑
           ELSIF (bin6 < "010100") THEN
29
             bcd h <= "0001";
              bcd 1 <= bin6 - "001010";
30
31 🖹
           ELSIF (bin6 < "011110") THEN
32
             bcd_h <= "0010";
             bcd 1 <= bin6 - "010100";
33
           ELSIF (bin6 < "101000") THEN
34
   bcd_h <= "0011";
35
              bcd 1 <= bin6 - "011110";
36
           ELSIF (bin6 < "110010") THEN
37
              bcd h <= "0100";
38
              bcd_1 <= bin6 - "101000";
39
40
           ELSIF (bin6 < "111100") THEN
41
              bcd h <= "0101";
               bcd_1 <= bin6 - "110010";
42
43 🚊
              bcd h <= "0110";
44
              bcd 1 <= bin6 - "111100";
45
46
           END IF:
        END PROCESS;
47
48
        -- alimenta os displays
49
50
        digitl: bcd7seg PORT MAP (bcd_h, HEX1);
51
        digit0: bcd7seg PORT MAP (bcd 1(3 DOWNTO 0), HEX0);
52
53
        -- apaga os displays adjacentes
         digit3: bcd7seg PORT MAP ("1111", HEX3);
54
55
         digit2: bcd7seg PORT MAP ("1111", HEX2);
56
57
     END Behavior;
58
59
    LIBRARY ieee;
60
    USE ieee.std logic 1164.all;
61
62 ENTITY bcd7seg IS
63 PORT ( bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
               display : OUT STD_LOGIC_VECTOR(0 TO 6));
64
65
      END bcd7seg;
66
```

```
67 ARCHITECTURE Behavior OF bcd7seg IS
68 BEGIN
69
               0
70
        --
71
        --
72
        --
             1 1
        -- 5| |1
73
74
        -- | 6 |
75
        --
              ---
             1 1
76
        --
77
        --
            4 | |2
78
        --
             1 1
79
        --
80
        --
               3
81
        ___
82
   PROCESS (bcd)
83
        BEGIN
84
   CASE bcd IS
85
             WHEN "0000" => display <= "0000001";
86
             WHEN "0001" => display <= "1001111";
             WHEN "0010" => display <= "0010010";
87
             WHEN "0011" => display <= "0000110";
88
             WHEN "0100" => display <= "1001100";
89
90
             WHEN "0101" => display <= "0100100";
91
             WHEN "0110" => display <= "01000000";
92
            WHEN "0111" => display <= "0001111";
93
            WHEN "1000" => display <= "00000000";
94
             WHEN "1001" => display <= "0000100";
95
            WHEN OTHERS => display <= "11111111";
96
          END CASE:
97
       END PROCESS;
98 LEND Behavior;
```