



## Sistemas Digitais Avançados

Prof. Imbiriba

### Solução - Trabalho 1

#### Parte 2a: Usando SOP

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY part2b IS
5  PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0); -- CHAVES
6        LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)); -- LEDs
7  END part2b;
8
9  ARCHITECTURE Structure OF part2b IS
10     SIGNAL Sel : STD_LOGIC;
11     SIGNAL X, Y, M : STD_LOGIC_VECTOR(3 DOWNTO 0);
12 BEGIN
13     X <= SW(3 DOWNTO 0);
14     Y <= SW(7 DOWNTO 4);
15     Sel <= SW(9);
16
17     M(0) <= (NOT(Sel) AND X(0)) OR (Sel AND Y(0));
18     M(1) <= (NOT(Sel) AND X(1)) OR (Sel AND Y(1));
19     M(2) <= (NOT(Sel) AND X(2)) OR (Sel AND Y(2));
20     M(3) <= (NOT(Sel) AND X(3)) OR (Sel AND Y(3));
21
22     LEDG(9) <= Sel;
23     LEDG(8 DOWNTO 4) <= "00000";
24     LEDG(3 DOWNTO 0) <= M;
25 END Structure;
```

#### Parte 2b: Usando comando WHEN ELSE

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY mux_2bit_4to1 IS
5  PORT ( S, U, V, W, X : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
6        M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
7  END mux_2bit_4to1;
8
9  ARCHITECTURE rtl OF mux_2bit_4to1 IS
10 BEGIN
11     M <= U when S(0)='0' and S(1)='0' else
12         V when S(0)='0' and S(1)='1' else
13         W when S(0)='1' and S(1)='0' else
14         X when S(0)='1' and S(1)='1' ;
15
16
17 END rtl;
```



### Parte3:

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  -- MÓDULO QUE CONECTA AS CHAVES AOS LEDS
5  ENTITY part3 IS
6  PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
7        LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)); -- LEDs VERDES
8  END part3;
9
10 ARCHITECTURE Structure OF part3 IS
11     SIGNAL m_0, m_1 : STD_LOGIC;
12     -- sinais intermediário
13
14     SIGNAL S, U, V, W, X, M : STD_LOGIC_VECTOR(1 DOWNTO 0); -- M é um multiplexador de 2-bit 4-para-1
15     SIGNAL U_V, W_X : STD_LOGIC_VECTOR(1 DOWNTO 0); -- usado no primeiro estágio,
16                                     -- U_V seleciona entre as entradas U ou V, e
17                                     -- W_X seleciona entre as entradas W ou X
18
19 BEGIN
20     S(1 DOWNTO 0) <= SW(9 DOWNTO 8);
21     U <= SW(1 DOWNTO 0);
22     V <= SW(3 DOWNTO 2);
23     W <= SW(5 DOWNTO 4);
24     X <= SW(7 DOWNTO 6);
25
26     -- 2-bit 4-para-1 multiplexador - primeiro estágio
27     U_V(0) <= (NOT(S(0)) AND U(0)) OR (S(0) AND V(0));
28     U_V(1) <= (NOT(S(0)) AND U(1)) OR (S(0) AND V(1));
29     W_X(0) <= (NOT(S(0)) AND W(0)) OR (S(0) AND X(0));
30     W_X(1) <= (NOT(S(0)) AND W(1)) OR (S(0) AND X(1));
31
32     -- 2-bit 4-para-1 multiplexador - segundo estágio
33     M(0) <= (NOT(S(1)) AND U_V(0)) OR (S(1) AND W_X(0));
34     M(1) <= (NOT(S(1)) AND U_V(1)) OR (S(1) AND W_X(1));
35
36     LEDG(1 DOWNTO 0) <= M;
37     LEDG(9 DOWNTO 2) <= "00000000";
38 END Structure;
```

Continua ...



#### Parte4:

```
1  -- Implementa um circuito que pode mostrar caracteres em um display de 7 segmentos.
2  -- entradas: SW1-0 seleciona o caractere no display. Os caracteres são:
3  --      SW 1 0 Caract.
4  --      -----
5  --      0 0 'd'
6  --      0 1 'E'
7  --      1 0 '0'
8  --      1 1 branco
9  -- saídas : LEDG2-0 mostra o status das chaves
10 --      HEX0 mostra o caractere selecionado no display
11
12  LIBRARY ieee;
13  USE ieee.std_logic_1164.all;
14
15  ENTITY part4 IS
16  PORT ( SW      : IN   STD_LOGIC_VECTOR(1 DOWNTO 0);  -- CHAVES
17        LEDG     : OUT  STD_LOGIC_VECTOR(9 DOWNTO 0);  -- LEDs VERDES
18        HEX0     : OUT  STD_LOGIC_VECTOR(0 TO 6));      -- DISPLAY 7SEG
19  END part4;
20
21  ARCHITECTURE Structure OF part4 IS
22  L   SIGNAL C : STD_LOGIC_VECTOR(1 DOWNTO 0);
23  BEGIN
24      LEDG(1 DOWNTO 0) <= SW;
25      LEDG(9 DOWNTO 2) <= "00000000";
26
27      C <= SW;
28
29      --
30      --      0
31      --      ---
32      --      |   |
33      --      5|   |1
34      --      | 6 |
35      --      ---
36      --      |   |
37      --      4|   |2
38      --      |   |
39      --      ---
40      --      3
41
42      -- A seguintes equações descrevem a função do display na forma SOP (invertida)
43      HEX0(0) <= NOT((NOT(C(1)) AND C(0)) OR (C(1) AND NOT C(0)));
44      HEX0(1) <= C(0);
45      HEX0(2) <= C(0);
46      HEX0(3) <= C(1) AND C(0);
47      HEX0(4) <= C(1) AND C(0);
48      HEX0(5) <= NOT((NOT(C(1)) AND C(0)) OR (C(1) AND NOT C(0)));
49      HEX0(6) <= C(1);
50  END Structure;
```

Continua...



## Parte5

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY part5 IS
5  PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
6        LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
7        HEX3, HEX2, HEX1, HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6));
8  END part5;
9
10 ARCHITECTURE Structure OF part5 IS
11 COMPONENT mux_2bit_4to1
12 PORT ( S, U, V, W, X : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
13        M : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
14 END COMPONENT;
15 COMPONENT char_7seg
16 PORT ( C : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
17        Display : OUT STD_LOGIC_VECTOR(0 TO 6));
18 END COMPONENT;
19 SIGNAL Ch_Sel, Ch0, Ch1, Ch2, Ch3 : STD_LOGIC_VECTOR(1 DOWNTO 0);
20 SIGNAL H3_Ch, H2_Ch, H1_Ch, H0_Ch : STD_LOGIC_VECTOR(1 DOWNTO 0);
21 BEGIN
22     LEDR <= SW;
23
24     Ch_Sel <= SW(9 DOWNTO 8);
25     Ch0 <= SW(7 DOWNTO 6);
26     Ch1 <= SW(5 DOWNTO 4);
27     Ch2 <= SW(3 DOWNTO 2);
28     Ch3 <= SW(1 DOWNTO 0);
29
30     -- instancia do mux_2bit_4_para_1 (S, U, V, W, M);
31     M3: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch0, Ch1, Ch2, Ch3, H3_Ch);
32     M2: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch1, Ch2, Ch3, Ch0, H2_Ch);
33     M1: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch2, Ch3, Ch0, Ch1, H1_Ch);
34     M0: mux_2bit_4to1 PORT MAP (Ch_Sel, Ch3, Ch0, Ch1, Ch2, H0_Ch);
35
36     -- instancia dos displays de 7seg;
37     H3: char_7seg PORT MAP (H3_Ch, HEX3);
38     H2: char_7seg PORT MAP (H2_Ch, HEX2);
39     H1: char_7seg PORT MAP (H1_Ch, HEX1);
40     H0: char_7seg PORT MAP (H0_Ch, HEX0);
41 END Structure;
42
43 LIBRARY ieee;
44 USE ieee.std_logic_1164.all;
45
46 -- Implementa um multiplexador de 2 bits 4_para_1
47 ENTITY mux_2bit_4to1 IS
48 PORT ( S, U, V, W, X : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
49        M : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
50 END mux_2bit_4to1;
51
```

Continua ...



```
52 ARCHITECTURE Behavior OF mux_2bit_4to1 IS
53     SIGNAL m_0, m_1 : STD_LOGIC;           -- multiplexador intermediario
54     SIGNAL U_V, W_X : STD_LOGIC_VECTOR(1 DOWNTO 0); -- usado no primeiro mux,
55     -- U_V seleciona saídas U ou V, e
56     -- W_X seleciona saídas W or X
57 BEGIN
58     -- primeiro estágio - mux de 2 bits de 4_para_1
59     U_V(0) <= (NOT(S(0)) AND U(0)) OR (S(0) AND V(0));
60     U_V(1) <= (NOT(S(0)) AND U(1)) OR (S(0) AND V(1));
61     W_X(0) <= (NOT(S(0)) AND W(0)) OR (S(0) AND X(0));
62     W_X(1) <= (NOT(S(0)) AND W(1)) OR (S(0) AND X(1));
63
64     -- segundo estágio - mux de 2 bits de 4_para_1
65     M(0) <= (NOT(S(1)) AND U_V(0)) OR (S(1) AND W_X(0));
66     M(1) <= (NOT(S(1)) AND U_V(1)) OR (S(1) AND W_X(1));
67
68 END Behavior;
69
70 LIBRARY ieee;
71 USE ieee.std_logic_1164.all;
72
73 -- Converte entrada de 2 bits C1-C0 em um código de saída
74 -- para produzir um caracter de 7 segmentos, conforme abaixo:
75 --   C 1 0   Char
76 --   -----
77 --       0 0   'd'
78 --       0 1   'E'
79 --       1 0   '0'
80 --       1 1   ' ' blank
81 --
82 --
83 ENTITY char_7seg IS
84     PORT ( C : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
85           Display : OUT STD_LOGIC_VECTOR(0 TO 6));
86 END char_7seg;
87
88 --
89 --       0
90 --       ---
91 --       |   |
92 --       5|   |1
93 --       | 6 |
94 --       ---
95 --       |   |
96 --       4|   |2
97 --       |   |
98 --       ---
99 --       3
```

Continua ...



```
100 ARCHITECTURE Behavior OF char_7seg IS
101 BEGIN
102     -- As seguintes equações descrevem a função do display na forma SOP.
103
104     Display(0) <= NOT((NOT(C(1)) AND C(0)) OR (C(1) AND NOT C(0)));
105     Display(1) <= C(0);
106     Display(2) <= C(0);
107     Display(3) <= C(1) AND C(0);
108     Display(4) <= C(1) AND C(0);
109     Display(5) <= NOT((NOT(C(1)) AND C(0)) OR (C(1) AND NOT C(0)));
110     Display(6) <= C(1);
111 END Behavior;
```

FIM