


Functional and Code Verification

18 December 2020 15:53

Parity_Checker



```
Total Node Count      =      11
Toggled Node Count    =      11
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (22 of 22 bins)

COVERGROUP COVERAGE:
-----
Covergroup              Metric      Goal    Status
-----
TYPE /parity_top/tbl/cover_a_value
covered/total bins:      7          7    Covered
missing/total bins:      0          7
% Hit:                   100.00%    100
Coverpoint cover_a_value::#coverpoint__0#
covered/total bins:      5          5    Covered
missing/total bins:      0          5
% Hit:                   100.00%    100
Coverpoint cover_a_value::#coverpoint__1#
covered/total bins:      2          2    Covered
missing/total bins:      0          2
% Hit:                   100.00%    100
Covergroup instance \parity_top/tbl/cav0
covered/total bins:      7          7    Covered
missing/total bins:      0          7
% Hit:                   100.00%    100
Coverpoint #coverpoint__0#
covered/total bins:      5          5    Covered
missing/total bins:      0          5
% Hit:                   100.00%    100
bin zero                 4          1    Covered
bin lo                   7          1    Covered
bin med                  8          1    Covered
bin hi                   8          1    Covered
bin max                  4          1    Covered
Coverpoint #coverpoint__1#
covered/total bins:      2          2    Covered
missing/total bins:      0          2
% Hit:                   100.00%    100
bin even                 513         1    Covered
bin odd                  486         1    Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

ASSERTION RESULTS:
-----
Name              File(Line)              Failure    Pass
                        Count          Count
-----
/parity_top/gen1/assert_check_parity
parity_generator/parity_gen.sv(24)
                        0              1

Total Coverage By File (code coverage only, filtered view): 87.14%
```

TestplanDesignDesUnits

Questa Coverage Report

Number of tests run: 1
Passed: 1
Warning: 0
Error: 0
Fatal: 0

[List of tests included in report...](#)
[List of global attributes included in report...](#)
[List of Design Units included in report...](#)

Coverage Summary by Structure:


Design Scope	Hits %	Coverage %
parity_chk_top_tb_top	69.11%	69.23%
dl0	64.28%	64.28%
dl0	75.86%	61.78%
chk0	64.28%	80.26%
parity_chk_top_tb_sv_unit	83.33%	79.62%
parity_checker_modelcheck_parity	83.33%	79.62%

Coverage Summary by Type:

Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Total Coverage		70.37%				76.48%
Coveragegroup	73	61	12	1	83.56%	86.09%
Statements	53	51	2	1	96.22%	96.22%
Branches	22	18	4	1	81.81%	81.81%
FEC Expressions	7	5	2	1	71.42%	71.42%
FEC Conditions	7	3	4	1	42.85%	42.85%
Toggles	186	106	80	1	56.98%	56.98%
Assertions	3	3	0	1	100.00%	100.00%

Report generated by Questa (ver. 10.7c) on Fri 18 Dec 2020 16:34:09 GMT with command line:
vcover report -details -html pc_func.acdb

Parity_Generator



TestplanDesignDesUnits

Questa Coverage Report

Number of tests run: 1
Passed: 1
Warning: 0
Error: 0
Fatal: 0

[List of tests included in report...](#)
[List of global attributes included in report...](#)
[List of Design Units included in report...](#)

Coverage Summary by Structure:

Design Scope	Hits %	Coverage %
parity_top	95.83%	76.58%
dl1	100.00%	100.00%
dl1	89.65%	68.82%
gen1	97.87%	93.33%
parity_gen_tb_sv_unit	76.47%	76.66%
parity_gen_modelparity_gen_model_tbun	76.47%	76.66%

Coverage Summary by Type:

Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
Total Coverage		92.92%				83.30%
Coveragegroup	7	7	0	1	100.00%	100.00%
Statements	24	23	1	1	95.83%	95.83%
Branches	9	7	2	1	77.77%	77.77%
FEC Expressions	3	2	1	1	66.66%	66.66%
FEC Conditions	7	3	4	1	42.85%	42.85%
Toggles	62	62	0	1	100.00%	100.00%
Assertions	1	1	0	1	100.00%	100.00%

Report generated by Questa (ver. 10.7c) on Fri 18 Dec 2020 16:25:39 GMT with command line:
coverage report -html -himdir covhtmlreport -suser-directive -cvg-code beafut-threshH 50 -threshH 90

```
Toggle Coverage for File parity_generator/parity_gen_tb.sv --
-----
Line                               Node      1H->0L    0L->1H    "Coverage"
-----
Total Node Count      =      11
Toggled Node Count    =      11
Untoggled Node Count  =       0

Toggle Coverage      =   100.00% (22 of 22 bins)

COVERGROUP COVERAGE:
-----
Covergroup              Metric      Goal      Status
-----
TYPE /parity_top/tbl/cover_a_value
covered/total bins:      7          7      Covered
missing/total bins:      0          7
% Hit:                    100.00%      100
Coverpoint cover_a_value:#coverpoint_0#
covered/total bins:      5          5      Covered
missing/total bins:      0          5
% Hit:                    100.00%      100
Coverpoint cover_a_value:#coverpoint_1#
covered/total bins:      2          2      Covered
missing/total bins:      0          2
% Hit:                    100.00%      100
Covergroup instance \parity_top/tbl/cav0
covered/total bins:      7          7      Covered
missing/total bins:      0          7
% Hit:                    100.00%      100
Coverpoint #coverpoint_0#
covered/total bins:      5          5      Covered
missing/total bins:      0          5
% Hit:                    100.00%      100
bin zero                  4          1      Covered
bin lo                    7          1      Covered
bin med                   8          1      Covered
bin hi                    8          1      Covered
bin max                   4          1      Covered
Coverpoint #coverpoint_1#
covered/total bins:      2          2      Covered
missing/total bins:      0          2
% Hit:                    100.00%      100
bin even                  513         1      Covered
bin odd                   486         1      Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

ASSERTION RESULTS:
-----
Name              File(Line)              Failure Pass
Count              Count
-----
/parity_top/gen1/assert_check_parity
parity_generator/parity_gen.sv(25)
0                  1

Total Coverage By File (code coverage only, filtered view): 76.62%
```

Baudgen



Testplan Design DesUnits

- Baud_top
- Baud_tb_sv_unit

Questa Coverage Report

Number of tests run:	1
Passed:	0
Warning:	0
Error:	1
Fatal:	0

- List of tests included in report...
- List of global attributes included in report...
- List of Design Units included in report...

Coverage Summary by Structure:			Coverage Summary by Type:						
Design Scope ◀	Hits % ◀	Coverage % ◀	Total Coverage:		86.14%	79.82%			
Baud_top	84.59%	76.78%	Coverage Type ◀	Bins ◀	Hits ◀	Misses ◀	Weight ◀	% Hit ◀	Coverage ◀
if0	100.00%	100.00%	Covergroups	20	18	2	1	90.00%	93.75%
bg0	82.82%	80.26%	Statements	72	71	1	1	98.61%	98.61%
tb0	85.00%	69.48%	Branches	28	26	2	1	92.85%	92.85%
Baud_tb_sv_unit	97.67%	98.24%	FEC Expressions	2	1	1	1	50.00%	50.00%
baudgen_model/Setbaudrate	96.55%	96.66%	FEC Conditions	3	2	1	1	66.66%	66.66%
baudgen_model/run	100.00%	100.00%	Toggles	232	190	42	1	81.89%	81.89%
			Assertions	4	3	1	1	75.00%	75.00%

Report generated by Questa (ver. 10.7c) on Fri 18 Dec 2020 22:54:32 GMT with command line:
coverage report -html -htmlmdir covhtmlreport -assert -directive -cvg -code bcefst -threshL 50 -threshH 90

UART_tx

