

# RISC-V Processor Design

## Building Tiny Veda

Marco Spaziani Brunella, PhD

Lecture 4

# Agenda

- RISC-V RV32IM Instruction Set Architecture
- Tiny Veda Architecture
  - Arch Specs
  - Arch Diagram
- Single Cycle CPU
- Timing Issues
- Pipelining
- Instruction Fetch Unit

# RV32IM ISA

- Divided into Unprivileged and Privileged
- We'll focus on the unprivileged for now
- You can find the latest ISA Spec [here](#)

# RV32 Register File

- This is where we'll store our **microarchitectural** state
- XLEN = 32b (this is what RV32 means)
- 32 x XLEN general purpose registers
  - Named x0-x31
  - Catch: x0 is tied to 0 (we'll see later why)

XLEN-1	0
	x0 / zero
	x1
	x2
	x3
	x4
	x5
	x6

# Application Binary Interface (ABI)

- The customer of any ISA is the compiler (most of the time)
- The ABI defines how registers should be used by the compiler

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5	t0	Temporary/alternate link register	Caller
x6–7	t1–2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10–11	a0–1	Function arguments/return values	Caller
x12–17	a2–7	Function arguments	Caller
x18–27	s2–11	Saved registers	Callee
x28–31	t3–6	Temporaries	Caller

## RV32 Program Counter

- Is the register that holds the memory address of the next instruction to be executed
- It's an XLEN = 32b register as well
- We'll see what kind of operation we must be able to perform on this register on the next lecture

# Instruction Encoding

- Instructions are encoded into 32b words
  - Has NOTHING to do with the fact that this is RV32
  - We have 32b instructions
- Extremely Regular Instruction Encoding -> Easy decode tables

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
<b>R</b>	funct7				rs2		rs1		funct3		rd		Opcode	
<b>I</b>	imm[11:0]						rs1		funct3		rd		Opcode	
<b>S</b>	imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode	
<b>SB</b>	imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode	
<b>U</b>	imm[31:12]										rd		opcode	
<b>UJ</b>	imm[20 10:1 11 19:12]										rd		opcode	

# R-Type Instruction Example

MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add	R	ADD	$R[rd] = R[rs1] + R[rs2]$	



# R-Type Instruction Example

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	I	0000011	010		03/2
lbu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
fence	I	0001111	000		0F/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slti	I	0010011	010		13/2
sltiu	I	0010011	011		13/3
xori	I	0010011	100		13/4
srli	I	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
sw	S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00

# Architecture Spec (very loose)

- We assume our processor will handle one instruction at a time
  - We'll see what this means in the context of pipelining
- Each instruction has at most 2 source operands and 1 destination operand
  - 2 read ports on the register file
  - 1 write port in the register file

# Architecture Spec

- We'll logically partition the design into four stages
  - Instruction Fetch Unit (IFU) -> Get the Instruction to execute
  - Instruction Decode Unit #0 (IDU) -> Understand what the instruction does and ask for the operands
  - Instruction Decode Unit #1 (IDU) -> Get the operands
  - Instruction Execute Unit (EXU) -> Execute it and commit the results to the microarchitectural state


# Architecture Spec

- Where do we get the instructions?
  - The Program Counter (PC) assumes a byte-addressable, word-aligned Instruction Memory
  - We'll call it Instruction Closely Coupled Memory (ICCM)
  - Access latency is 1 Clock Cycle (CC)
  - We'll see how to initialize this ICCM in our top-level SystemVerilog testbench

# Architecture Spec

- What about the Data Memory?
  - We will assume a byte-addressable, word-aligned (we'll see how this is going to cause some interesting issues) Data Memory
  - We'll call it Data Closely Coupled Instruction Memory (DCCM)
  - Access Latency is 1 Clock Cycle (CC)

# Architecture Diagram (not all paths shown)




# Single Cycle CPU (tough experiment)

- IFU Unit gets the first instruction from ICCM (clocked)
- IDU #0 gets the instruction and decodes it
- IDU #1 gets the operands from the register file (read is unclocked, remember?)
- EXU executes the instruction and writes the result to the register file (clocked)
- The whole operation happens in 1 clock cycle
- Performance depends on how high can we drive the clock frequency
  - How fast can we go?

# Timing Characteristics of Flops/Registers


- Setup time ( $t_{su}$ ) is the time that data (D) must be valid before clock transition
- Hold time ( $t_{hold}$ ) is the time that data (D) must be valid after clock transition
- Propagation delay ( $t_{C2Q}$ ) is the delay time that the data (D) is copied to output (Q) with reference to clock edge





# Timing Constraints

- Setup time violation:
  - If the signal takes too long to propagate, the next flop may sample the signal too late
- The clock period (inverse of the frequency) must give enough time for
  - The first flop to "launch" the signal  $t_{C2Q}$
  - The signal to propagate through the combinational logic  $t_{logic}$
  - The second flop to sample the signal with enough time to meet the setup time  $t_{su}$




# Single Cycle CPU -> Not Happening

- Clock period must be greater than the maximum of  $T \geq t_{C2Q} + t_{logic} + t_{su}$
- This is called the **timing closure** problem
- A single Cycle CPU would be dominated by  $t_{logic}$
- We cannot make the logic arbitrarily faster
  - We need to break it down!

# Pipelining

- We can break down the combinatorial logic into smaller, faster blocks
- Ideally, if we introduce N pipeline stages and we balance it perfectly, we can run at a clock frequency of N times the original clock frequency
- This is called the **Amdahl's Law**




# Pipelining

- In this new scheme, each CPU stage has its own output register
- Seemingly, we increased the latency of an instruction going in
  - In the single cycle case, we had a latency of 1 clock cycle
  - Now, we have a latency of  $N$  clock cycles
  - This is not the case!


# Pipelining

- We can now overlap the operations of different instructions
- While an operation is in EXU, the IDU can be decoding the next instruction
- And the IFU can be fetching the next instruction
- Once the pipeline is full, we still have one instruction coming out per clock cycle, but at N times the frequency!

# Pipelining



(a) Hardware: Three-stage pipeline



(b) Pipeline diagram

# Pipelining Issues

- Data Hazards
- Control Hazards
- Structural Hazards

We're going to deal with all of those in the coming lectures

# Instruction Fetch Unit

- Generates the PC
- Gets the instruction from ICCM
- Updates the PC