

5 **A radiation hard bandgap voltage reference for the** 6 **ARCADIA project**

7 **G. Traversi,^{a,d,1} D. Falchieri,^{c,e} L. Gaioni,^{a,d} M. Manghisoni,^{a,d} M. Pezzoli,^{b,d} L. Ratti,^{b,d} and**
8 **V. Re^{a,d} on behalf of the ARCADIA collaboration**

9 ^a*University of Bergamo,*
10 *Via Marconi 5, 24044, Dalmine, Italy*

11 ^b*University of Pavia,*
12 *Via Ferrata 1, 27100, Pavia, Italy*

13 ^c*University of Bologna,*
14 *Via Zamboni 33, 40126, Bologna, Italy*

15 ^d*INFN Pavia,*
16 *Via Bassi 6, 27100, Pavia, Italy*

17 ^e*INFN Bologna,*
18 *Viale Berti Pichat, 6/2, 40127, Bologna, Italy*

19 *E-mail: gianluca.traversi@unibg.it*

20 **ABSTRACT:** This work presents the design and characterization results of a radiation hard bandgap
21 reference circuit fabricated in a 110nm CMOS technology for the Main Demonstrator chip of the
22 ARCADIA project. The design, based on a current-mode approach in order to be able to output
23 a smaller than 1.2V reference voltage, employs diode-connected MOSFETs instead of BJTs to
24 enhance the radiation hardness and a second amplifier to improve the current mirror of the output
25 branch and therefore the line regulation of the circuit. This paper describes the features of the
26 circuit and its measured results.

27 **KEYWORDS:** Analogue electronic circuits, Radiation-hard electronics.

¹Corresponding author.

28 Contents

29	1 Introduction	1
30	2 Circuit description and simulation results	2
31	3 Measurement results	3
32	4 Conclusions	4

33 1 Introduction

34 A bandgap voltage reference (BGR) is a block of paramount importance in both analog and mixed-
35 signal circuits: it is used to provide a reference voltage, constant and independent, as much as
36 possible, of process variations, supply voltage, and temperature. It combines an element that
37 shows characteristics Proportional To the Absolute Temperature (PTAT) with another one that
38 features Complementary To the Absolute Temperature (CTAT) characteristics using a circuit that
39 is insensitive to variations in the supply voltage or to process parameter fluctuations. Conventional
40 BGR architectures, also named voltage-mode bandgap, generate an output voltage of about 1.2V [1],
41 which is close to or even higher than the supply voltage of CMOS technologies with a minimum
42 channel length equal to or lower than 130nm. However, several solutions employing a current-
43 mode approach have been implemented allowing sub-1V operation [2]. This work will focus on
44 the design of a current-mode bandgap reference that will be used in the ARCADIA (Advanced
45 Readout CMOS Architectures with Depleted Integrated sensor Arrays) project, which aims at
46 developing a sensor with fast charge collection, a scalable readout and low-power capabilities.
47 Toward this goal, the collaboration has worked on the first main demonstrator: a low-power,
48 high-density (25 μ m pitch) pixel matrix of CMOS monolithic sensors developed for high-energy
49 physics applications, astrophysics experiments, and medical imaging. Both applications pose some
50 additional requirements to the design of the circuit. The high fluences expected at the future colliders
51 advise against using bipolar transistors, due to their sensitivity to bulk damage. On the other hand,
52 deep-submicron CMOS technologies, thanks to the reduced thickness of the gate oxide and the
53 addition of some layout techniques, have demonstrated to be resistant to hundreds of Mrad of TID
54 (total ionizing dose) and can be used to implement a radiation-tolerant bandgap voltage reference [3].
55 The circuit described in this work is based on enclosed-layout, diode-connected MOSFETs biased
56 in weak inversion region, which, together with DTMOST devices, are devices that have been proven
57 to be inherently radiation hard [4]. The design also includes two programmable resistors that make
58 it possible to adjust the voltage-to-temperature slope and the absolute value of the reference voltage
59 respectively. This work discusses the main design solutions and some relevant simulation and
60 measurement results.

2 Circuit description and simulation results

The schematic of the bandgap is shown in Figure 1 and targets the output voltage of 600mV. As mentioned in the previous section, the scheme employs diode-connected MOSFETs M3 and M4, biased in the sub-threshold region, instead of BJTs to improve its radiation hardness [5]. These devices are biased with the same current but have a different aspect ratio, in particular, $(W/L)_{M4} = N \cdot (W/L)_{M3}$. In this design, N has been chosen equal to 8. The amplifier connected to the drains of M1 and M2 allows the drains of M3 and M4 to stay at roughly the same voltage. The current in M2 is the sum of two components, the one that flows in M4 and the one that flows in R1. The former, which is proportional to the absolute temperature (PTAT), is given by the voltage drop across resistor R0 divided by its resistance, while the second, which is complementary to the absolute temperature (CTAT), can be calculated as V_{GS3} divided by R1. By properly choosing the values of R0 and R1, the current in M2, which is mirrored in the output branch by M5, can be tuned in order to minimize its temperature dependence. Thus, the output voltage of the circuit is:

$$V_{OUT} = \left[\frac{V_{GS3}}{R_1} + \frac{V_T \cdot \ln(N)}{R_0} \right] \cdot R_2. \quad (2.1)$$

The scheme also includes an additional amplifier, maintaining the same V_{DS} for M2 and M5, therefore improving the performance of the M2-M5 current mirror. The resistor R0 can control the PTAT part of the equation, providing a well-defined trimming point for user compensation of the reference voltage vs temperature slope, $\partial V_{OUT} / \partial T$. The same function is done by resistor R2, which can be used to trim the absolute value of the reference voltage. Both programmable resistors R0 and R2 have been designed as a series of binary-weighted resistors, each of which has a pass-gate in parallel to short the resistor terminals.

The bandgap reference has been simulated in a temperature range between $-40^\circ\text{C} - 70^\circ\text{C}$ and the nominal output voltage at room temperature (300K) is 597.2mV. The temperature-related parameters




Figure 1. Schematic of the bandgap voltage reference.




Figure 2. Simulated output voltage for all corners. The first two letters in the corner name indicate the MOSFET corner while the last one indicates the polyresistor corner (left) and layout of the bandgap voltage reference block (right). The layout has an area of $100 \times 80 \mu\text{m}^2$.

83 have been simulated for all MOSFETs corners plus two additional ones to account for polysilicon
 84 resistor variation, resulting in a total of 9 simulated cases, shown in Figure 2 (left). From these
 85 simulation results, together with the process and mismatch variations obtained in Monte Carlo
 86 simulations, a compensation range for resistors R0 and R2 of about $\pm 25 \text{mV}$ (referred to V_{OUT}) has
 87 been set. Figure 2 (right) shows the layout of the bandgap reference.

88 3 Measurement results

89 The circuit has been characterized in a climatic chamber in order to validate the expected behavior
 90 with temperature variations. Also, the effects of the voltage supply variation have been investigated
 91 at room temperature. The output voltage as a function of temperature for different values of the
 92 trimmable resistors R2 and R0 is shown in Figure 3 and Figure 4 respectively. In the temperature




Figure 3. Measured V_{out} as a function of the temperature for different values of R2.




Figure 4. Measured V_{out} as a function of the temperature for different values of R_0 .




Figure 5. Measured V_{out} as a function of supply voltage variation in best case condition.

range considered in this characterization activity, which is $-40^{\circ}\text{C} - 70^{\circ}\text{C}$ with steps of 10°C , the best configuration, shown in Figure 3, is obtained with $R_2 \text{ conf.} = 7$, which results in a variation of the output voltage as a function of the temperature of $\approx 1.85\text{mV}$. A different sample has been tested for variation of V_{DD} between 1.08V and 1.32V (nominal value $\pm 10\%$) leading to a maximum variation of 2.1mV , as shown in Figure 5.

4 Conclusions

A current-mode, bandgap voltage reference circuit with an output voltage of $\approx 600\text{mV}$ and trimmable mean value has been designed in a 110nm CMOS technology. Preliminary characterization results show a maximum variation of the output voltage as a function of the temperature of $\approx 1.85\text{mV}$ (best case) and as a function of the voltage supply of $\approx 2.1\text{mV}$ (considering a variation with respect to the nominal value of about $\pm 10\%$). In this circuit, particular attention has been focused on designing the sensing elements, MOSFETs biased in weak inversion region, to minimize the effects of radiation

105 damage. In particular, the polysilicon gate has been extended along the channel sides mitigating
106 the radiation induced effects of the charge build-up in the shallow trench isolations. An irradiation
107 campaign of the bandgap circuit with X-rays up to tens of Mrad(SiO_2) is already foreseen to assess
108 the radiation hardness of the circuit and the effectiveness of the layout technique implemented.

109 Acknowledgments

110 The authors wish to thank Yannick Konstandin (University of Applied Sciences Technikum Wien)
111 and Luca Ghislotti (University of Bergamo) for their help in the characterization and the data
112 analysis activities respectively.

113 References

- 114 [1] K. E. Kuijk, *A precision reference voltage source*, *IEEE J. Solid-State Circuits*, **vol. SSC-8 (3)**,
115 pp. 222-226, Jun. 1973.
- 116 [2] H. Banba et al., *A CMOS bandgap reference circuit with sub-1-V operation*, *IEEE J. Solid-State*
117 *Circuits*, **vol. 34 (5)**, pp. 670-674, May 1999.
- 118 [3] V. Re et al., *Survey of noise performances and scaling effects in deep submicrometer CMOS devices*
119 *from different foundries*, *IEEE Trans. on Nucl. Sci.*, **vol. 52 (6)**, pp. 2733-2740, Dec. 2005.
- 120 [4] T. Vergine et al., *A 65 nm Rad-Hard Bandgap Voltage Reference for LHC Environment*, *IEEE Trans.*
121 *on Nucl. Sci.*, **vol. 63 (3)**, pp. 1762-1767, Jun. 2016.
- 122 [5] G. Traversi et al., *Characterization of bandgap reference circuits designed for high energy physics*
123 *applications*, *Nucl. Instrum. Meth. A*, **vol. 824**, pp. 371-373, Jul. 2016.