

Defaults

FPGA global setup

SPI clk	ADC clk	[MHz]	Event elaboration timeout [FPGA clocks]	Trigger Hold delay [FPGA clocks]	ASIC masking
12 ▾	24 ▾	Set	2000 Set	44 Set	000010 Set Set all
SPI sampling delays, addr. 1 to 6			Event end delay [FPGA clocks]		000010 Detect
0 ▾	0 ▾	0 ▾	0 ▾	0 ▾	0 ▾
			480 Set		

Acquisition mode

☒ Time ☐ Number of events

[Seconds]

☐ External trigger

1

☒ Flush buffer at end

Run

Plot ASIC address

All ▾

Channel

All ▾

ASIC configuration

Common settings


Mode (ISA)	011	Set
Bias (TBBB)	0011	Set
Shaper	100	Set
Leakage mask	00000000000000000000000000000000	Set
Calib. mask	00000000000000000000000000000000	Set

Single ASIC settings

Address	2 ▾	
CSArefs (HRRR)	0011	Set
Discr. enable	11111111111111111111111111111111	Set
Threshold	205	Set
Channel	0 ▾	Fine Threshold 100 Set

Set all

Total number of events 23
Plotting: ASIC address [All], channel address [All]

☐ Y-axis log scale

Output file name:

Browse...