
ECE/CSI 4710/5710 - Final Report

Professor Darrin Hanna



Group Number: 2

Lucas Costello Bao Nguyen Antonio Ristevski Ethan Vang

1. Abstract	3
2. Introduction	3
3. Top-Level Design	4
4. VHDL Design Details	14
4.1. PS/2 Keyboard Decoder	14
4.2. VGA Text Generator	17
4.3. RISC Processing Unit	25
5. Project Performance	34
7. References	37
8. Appendix	38

1. Abstract

This project takes on the creation of a RISC-inspired processing system with the Nexys A7-100T FPGA Trainer Board. The system consists of three primary components: a PS/2 keyboard decoder, a VGA display unit, and a RISC processor, which allows users to create and run assembly-like code shown on a VGA monitor. The project faced obstacles such as optimizing VGA rendering and fixing timing issues with the RISC processor. These concerns were addressed using iterative testing, resulting in a functional and cohesive system. Although the basic goals were met, there is room for improvement, such as the inclusion of an assembler within our processing unit and increased functionality of the VGA display. This project actively demonstrates the impressive capabilities of FPGA-based systems and shows how they can be utilized to work as prototypes for complex architectures like processors.

2. Introduction

The RISC (Reduced Instruction Set Computer) architecture was chosen for this project because of its simplicity and efficacy. RISC is well known for its fixed-length, 32-bit instructions that require two clock cycles to execute and for its predictable execution. These features make it ideal for processing data efficiently and troubleshooting more easily. This design also makes use of numerous accumulators, which lowers the frequency of memory access and boosts system performance. While designing this implementation of the processor, reference was made to the RV32I Base Integer Instruction Set [Waterman 21, 6] as a source of inspiration and key design elements.

In this project, we created a programming terminal and emulated a RISC processor so that users could develop, examine, and execute custom programs. Input and output are done via a PS/2 keyboard and a VGA display. A well-timed and adaptable architecture was required to ensure that the keyboard, processor, and display all worked in unison. This study delves into the system's architecture, implementation, and operation, outlining the obstacles faced and solutions identified along the route.

3. Top-Level Design

From a top down perspective, the system is composed of four major components: the PS/2 Keyboard Decoder, VGA Text Generator, RISC Processing Unit, and Seven-Segment Display. Using a keyboard, a user can write lines of code in hexadecimal that are displayed in real time on the VGA monitor. As the instructions are being written they are sent to the program ROM inside of the RISC processing unit. When the program is complete, it can be executed by the processing unit by flipping a switch on the FPGA board. After execution the contents of all 32 registers will be accessible on the seven-segment display, with register selection also available through on-board switches. Each component is crucial for the system's functionality and enables this design to emulate the terminal successfully.

The PS/2 Keyboard Decoder processes the user's input. This effectively converts the serial scan codes received from the keyboard, to ASCII characters that are used by other components. To do this, it employs a pulse generator for timing control and a shift register for serial-to-parallel data conversion. A lookup table is then utilized to translate the scan codes received from the keyboard into ASCII characters. After the conversion has occurred the corresponding ASCII is sent to both the VGA Text Generator and the ASCII Pulse Generator.

The pulse generator is responsible for transferring the individual ASCII characters to the RISC Processing Unit. The keyboard components were provided by Dr. Daniel Llamocca on his website [4].

The VGA Text Generator takes the ASCII characters and displays them on the monitor accordingly with a resolution of 640x480 pixels. Internally, this component houses all of the VGA display related logic. It utilizes RAM in the form of tile memory, having each character take up one character tile. All together the display is designed to allow for 80 maximum characters in width and 30 maximum characters in height. The text generator has built-in cursor management that increments the cursor to the right every time there's a character input. This is in addition to the function of going to the next line using the 'enter' key. This component directly outputs the horizontal and vertical synchronization signals, along with their respective RGB value, in order to create the textbox on the screen for the user.

The RISC Processing Unit stores and runs programs that are written by the user. Taking the ASCII input from the pulse generator, this unit internally stores the code character by character (in hexadecimal). For clarity, the contents of the program ROM mirror what is being displayed on the monitor for the user. Once the code is done being written, the user can activate the processing units clock by enabling switch 6 on the FPGA board. When the program is finished running, the contents of each register are output to a 32-to-1 mux that connects to the Seven-Segment Display. By using switches 4 through 0 on the FPGA board, the user can manually select which register's contents they want to be displayed.




Figure 1: terminal_final_assembly.vhd

(Top-Level Schematic)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Terminal Final Assembly is
 Port (
    clk: in std logic;
    rstn: in std logic;
    ps2c: in std logic;
    ps2d: in std logic;
    SW: in std logic vector (6 downto 0);
    a to g: out std logic vector (6 downto 0);
    DP: out std logic;
    AN: out std logic vector (7 downto 0);
    hsync: out std logic;
    vsync : out std logic;
    rgb: out std logic vector (2 downto 0)
end Terminal Final Assembly;
architecture Behavioral of Terminal Final Assembly is
component clkdiv
  Port ( mclk : in STD LOGIC;
      clr: in STD LOGIC;
      clk25m: out STD LOGIC;
      clk6m: out std logic;
      clk3m: out std logic
      );
end component;
component Keyboard to ASCII
       port (resetn, clock: in std logic;
                     ps2c, ps2d: in std logic;
                     DOUT: out std logic vector (7 downto 0);
                     done: out std logic);
```

```
end component;
component ascii pulse generator
  Port (clk: in STD LOGIC;
      clr: in STD LOGIC;
      ascii in: in STD LOGIC VECTOR (7 downto 0);
      ascii out 1 pulse : out std logic vector (7 downto 0);
      ascii out 2 pulse : out STD LOGIC VECTOR (7 downto 0);
      keyboard rstn: out std logic
      );
end component;
component PROM Programmer
  Port (
    clk: in STD LOGIC;
    clr: in STD LOGIC;
    ascii in: in STD LOGIC VECTOR(7 downto 0);
    concadinated : out STD LOGIC VECTOR(63 downto 0);
    done: out STD LOGIC
  );
end component;
component concadinated to hex
  Port (
    concadinated : in STD_LOGIC_VECTOR(63 downto 0);
    hex: out STD LOGIC VECTOR(31 downto 0)
  );
end component;
component RISC Final Assembly
 Port (
    clk: in std logic;
    clr: in std logic;
    ascii: in std logic vector (7 downto 0);
    processor load: in std logic;
    X0 out : out std logic vector (31 downto 0);
    X1 out : out std logic vector (31 downto 0);
    X2 out : out std logic vector (31 downto 0);
    X3 out : out std logic vector (31 downto 0);
    X4 out : out std logic vector (31 downto 0);
    X5 out : out std logic vector (31 downto 0);
    X6 out : out std logic vector (31 downto 0);
    X7 out : out std logic vector (31 downto 0);
    X8 out : out std logic vector (31 downto 0);
    X9_out: out std_logic_vector (31 downto 0);
    X10 out : out std logic vector (31 downto 0);
```

```
X11 out : out std logic vector (31 downto 0);
    X12 out : out std logic vector (31 downto 0);
    X13 out : out std logic vector (31 downto 0);
    X14 out : out std logic vector (31 downto 0);
    X15 out : out std logic vector (31 downto 0);
    X16 out : out std logic vector (31 downto 0);
    X17 out : out std logic vector (31 downto 0);
    X18 out : out std logic vector (31 downto 0);
    X19 out : out std logic vector (31 downto 0);
    X20 out : out std logic vector (31 downto 0);
    X21 out : out std logic vector (31 downto 0);
    X22 out : out std logic vector (31 downto 0);
    X23 out : out std logic vector (31 downto 0);
    X24 out : out std logic vector (31 downto 0);
    X25 out : out std logic vector (31 downto 0);
    X26 out : out std logic vector (31 downto 0);
    X27 out : out std logic vector (31 downto 0);
    X28 out : out std logic vector (31 downto 0);
    X29 out : out std logic vector (31 downto 0);
    X30 out : out std logic vector (31 downto 0);
    X31 out : out std logic vector (31 downto 0)
     );
end component;
component mux32to1 32bit
Port (
    a: in std logic vector (31 downto 0); -- 1
    b: in std logic vector (31 downto 0); -- 2
    c: in std logic vector (31 downto 0); -- 3
    d: in std logic vector (31 downto 0); -- 4
    e: in std logic vector (31 downto 0); -- 5
    f: in std logic vector (31 downto 0); -- 6
    g: in std logic vector (31 downto 0); -- 7
    h: in std logic vector (31 downto 0); -- 8
    i: in std_logic_vector (31 downto 0); -- 9
    j: in std logic vector (31 downto 0); -- 10
    k: in std logic vector (31 downto 0); -- 11
    1: in std logic vector (31 downto 0); -- 12
    m: in std logic vector (31 downto 0); -- 13
    n: in std logic vector (31 downto 0); -- 14
    o: in std logic vector (31 downto 0); -- 15
    p: in std logic vector (31 downto 0); -- 16
    q: in std logic vector (31 downto 0); -- 17
    r: in std logic vector (31 downto 0); -- 18
    s: in std logic vector (31 downto 0); -- 19
    t: in std logic vector (31 downto 0); -- 20
```

```
u: in std logic vector (31 downto 0); -- 21
    v: in std logic vector (31 downto 0); -- 22
    w: in std logic vector (31 downto 0); -- 23
    x: in std logic vector (31 downto 0); -- 24
    y: in std logic vector (31 downto 0); -- 25
    z: in std logic vector (31 downto 0); -- 26
    aa: in std logic vector (31 downto 0); -- 27
    bb: in std logic vector (31 downto 0); -- 28
    cc: in std logic vector (31 downto 0); -- 29
    dd: in std logic vector (31 downto 0); -- 30
    ee: in std logic vector (31 downto 0); -- 31
    ff: in std logic vector (31 downto 0); -- 32
    sel: in std logic vector (4 downto 0);
    zout : out std logic vector (31 downto 0)
    );
end component;
component text generation top
 Port (
    clk: in std logic;
    rstn: in std logic;
    btn: in std logic vector (2 downto 0);
    sw: in std logic vector (6 downto 0);
    hsync, vsync : out std logic;
    rgb: out std logic vector (2 downto 0);
    keyboard rstn: out std logic;
    exec code: out std logic
end component;
component x7segb8
       port(
               x: in STD LOGIC VECTOR(31 downto 0);
               clk: in STD LOGIC;
               clr: in STD LOGIC;
               a to g: out STD LOGIC VECTOR(6 downto 0);
               an : out STD LOGIC VECTOR(7 downto 0);
               dp: out STD LOGIC
          );
end component;
signal clr, clk6m, keyboard rstn, keyboard rstn sig, keyboard vga: std logic;
signal ascii, ascii pulse, ascii 2 pulse : std logic vector (7 downto 0);
signal X0_out, X1_out, X2_out, X3 out, X4 out, X5 out, X6 out, X7 out, X8 out, X9 out,
    X10 out, X11 out, X12 out, X13 out, X14 out, X15 out, X16 out, X17 out, X18 out,
X19 out, X20 out, X21 out, X22 out, X23 out, X24 out, X25 out, X26 out, X27 out,
```

```
X28 out, X29 out, X30 out, X31 out, seg7 in : std logic vector (31 downto 0);
begin
clr \le not(rstn);
clkdivider: clkdiv port map (mclk => clk,
                        clr => clr,
                        clk25m => open,
                        clk6m => clk6m,
                        clk3m => open);
keyboard rstn <= rstn and keyboard vga;
keyboard: Keyboard to ASCII port map (clock => clk,
                              resetn => keyboard rstn,
                              ps2c => ps2c,
                              ps2d => ps2d,
                              dout => ascii,
                              done => open);
pulsegen: ascii pulse generator port map (clk => clk,
                                 clr => clr,
                                 ascii in => ascii,
                                 ascii out 1 pulse => ascii pulse,
                                 ascii out 2 pulse => ascii 2 pulse,
                                 keyboard rstn => keyboard rstn sig);
RISC PM: RISC Final Assembly port map (clk => clk,
                              clr => clr,
                              ascii => ascii pulse,
                              processor load \Rightarrow SW(6),
                              X0 \text{ out} => X0 \text{ out},
                              X1 \text{ out} => X1 \text{ out}
                              X2 \text{ out} \Rightarrow X2 \text{ out},
                              X3 \text{ out} => X3 \text{ out}
                              X4 \text{ out} \Rightarrow X4 \text{ out},
                              X5 \text{ out} => X5 \text{ out},
                              X6 \text{ out} => X6 \text{ out},
                              X7 \text{ out} => X7 \text{ out},
                              X8 \text{ out} => X8 \text{ out},
                              X9 \text{ out} => X9 \text{ out},
                              X10_{out} => X10_{out}
                              X11 \text{ out} \Rightarrow X11 \text{ out},
                              X12 \text{ out} \Rightarrow X12 \text{ out},
                              X13 \text{ out} \Rightarrow X13 \text{ out},
```

```
X14 \text{ out} \Rightarrow X14 \text{ out},
                                     X15 \text{ out} \Rightarrow X15 \text{ out}
                                     X16 \text{ out} \Rightarrow X16 \text{ out},
                                     X17 \text{ out} \Rightarrow X17 \text{ out}
                                     X18 \text{ out} \Rightarrow X18 \text{ out},
                                     X19 \text{ out} \Rightarrow X19 \text{ out},
                                     X20 \text{ out} \Rightarrow X20 \text{ out}
                                     X21 \text{ out} \Rightarrow X21 \text{ out},
                                     X22 \text{ out} \Rightarrow X22 \text{ out},
                                     X23 \text{ out} \Rightarrow X23 \text{ out}
                                     X24 \text{ out} \Rightarrow X24 \text{ out},
                                     X25 \text{ out} \Rightarrow X25 \text{ out}
                                     X26 \text{ out} \Rightarrow X26 \text{ out},
                                     X27 \text{ out} \Rightarrow X27 \text{ out},
                                     X28 \text{ out} \Rightarrow X28 \text{ out},
                                     X29 \text{ out} \Rightarrow X29 \text{ out},
                                     X30 \text{ out} \Rightarrow X30 \text{ out},
                                     X31 \text{ out} \Rightarrow X31 \text{ out};
accum mux: mux32to1 32bit port map ( a => X0 out,
                                     b \Rightarrow X1_{out}
                                     c => X2 out,
                                     d \Rightarrow X3 out,
                                     e => X4 out,
                                     f => X5 out,
                                     g => X6 out,
                                     h \Rightarrow X7 out,
                                     i => X8 out,
                                     j => X9 out,
                                     k => X10 out,
                                     1 => X11 out,
                                     m => X12 out,
                                     n \Rightarrow X13_out,
                                     o \Rightarrow X14 out,
                                     p => X15 out,
                                     q => X16 out,
                                     r => X17 out,
                                     s \Rightarrow X18 out,
                                     t => X19_{out}
                                     u \Rightarrow X20 out,
                                     v => X21 out,
                                     w => X22 out,
                                     x => X23 out,
                                     y => X24 out,
                                     z => X25 out,
                                     aa => X26 out,
```

```
bb => X27 out,
                          cc \Rightarrow X28 out,
                          dd => X29 out,
                          ee \Rightarrow X30 out,
                          ff => X31 out,
                          sel => SW(4 downto 0),
                          zout => seg7_in
                           );
seg7 : x7segb8 port map (clk => clk,
               clr => clr,
               x => seg7_in,
               a_{to}g \Rightarrow a_{to}g,
               dp \Rightarrow dp,
               an => an);
vga_textbox : text_generation_top port map (clk => clk,
                            rstn => rstn,
                            btn = > "000",
                            sw => ascii(6 downto 0),
                            hsync => hsync,
                            vsync => vsync,
                            rgb => rgb,
                            keyboard rstn => keyboard vga,
                            exec code => open);
end Behavioral;
```

Code 1: Terminal Final Assembly.vhd

(The VHDL code of the terminal's final assembly)

4. VHDL Design Details

This section will discuss the three main components of the project in detail: PS/2 Keyboard Decoder, VGA Textbox, and RISC Processor.

4.1. PS/2 Keyboard Decoder

The PS/2 to ASCII Decoder is one of the crucial components of the system as it enables users to interact with the project through a PS/2 keyboard. This component translates raw scan codes, that are generated by the keyboard, into standard ASCII codes that are used by other components in the system. It does this by capturing data from the keyboard and filtering it to ensure there was a valid keypress. If the keypress was valid, the scan code is decoded into its corresponding ASCII equivalent.

Within this component lies the main module: my_ps2keyboard. This module interfaces with the PS/2 clock and data lines (ps2c, ps2d) to capture keyboard signals. As the signals are captured, they are read and filtered to determine validity. Once a valid scan code is captured by the reader it outputs the 8-bit scan code along with a done signal. The purpose of the done signal is to ensure that the data is only transferred if it's high, meaning that any scan codes that are invalid get blocked.

After a valid scan code is output from my_ps2keyboard it is sent to the Scan_Code_to_ASCII_Decoder. Just as the name suggests, this decoder uses a lookup table to map the validated scan codes to their corresponding ASCII values whether they are characters, numbers, or special keys. The ASCII output from the decoder is sent to other modules as a one clock cycle pulse, after which the keyboard resets and waits for the next validated keypress.




Figure 2: Keyboard to ASCII.vhd

(PS/2 Keyboard Decoder into ASCII)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.ASCII Table.all;
entity ScanCode_to_ASCII_Decoder is
  Port (
    ScanCode : in STD_LOGIC_VECTOR (7 downto 0);
    ASCII : out STD LOGIC VECTOR (7 downto 0)
end ScanCode to ASCII Decoder;
architecture Behavioral of ScanCode to ASCII Decoder is
begin
  ASCII \le UpperA ASCII  when ScanCode = x"1C"  else
       UpperB ASCII when ScanCode = x"32" else
       UpperC ASCII when ScanCode = x"21" else
       UpperD ASCII when ScanCode = x"23" else
       UpperE ASCII when ScanCode = x"24" else
      UpperF_ASCII when ScanCode = x"2B" else
```

```
UpperG ASCII when ScanCode = x"34" else
       UpperH ASCII when ScanCode = x"33" else
       UpperI ASCII when ScanCode = x"43" else
       UpperJ ASCII when ScanCode = x"3B" else
       UpperK ASCII when ScanCode = x''42'' else
       UpperL ASCII when ScanCode = x"4B" else
       UpperM ASCII when ScanCode = x"3A" else
       UpperN ASCII when ScanCode = x"31" else
       UpperO ASCII when ScanCode = x"44" else
       UpperP ASCII when ScanCode = x"4D" else
       UpperQ ASCII when ScanCode = x"15" else
       UpperR ASCII when ScanCode = x"2D" else
       UpperS ASCII when ScanCode = x"1B" else
       UpperT ASCII when ScanCode = x"2C" else
       UpperU ASCII when ScanCode = x"3C" else
       UpperV ASCII when ScanCode = x"2A" else
       UpperW ASCII when ScanCode = x"1D" else
       UpperX ASCII when ScanCode = x"22" else
       UpperY ASCII when ScanCode = x"35" else
      UpperZ ASCII when ScanCode = x"1A" else
      Num0 ASCII when ScanCode = x"45" else
      Num1 ASCII when ScanCode = x"16" else
      Num2 ASCII when ScanCode = x"1E" else
      Num3 ASCII when ScanCode = x"26" else
      Num4 ASCII when ScanCode = x"25" else
      Num5 ASCII when ScanCode = x"2E" else
      Num6 ASCII when ScanCode = x"36" else
      Num7 ASCII when ScanCode = x"3D" else
      Num8 ASCII when ScanCode = x"3E" else
      Num9 ASCII when ScanCode = x"46" else
       Space when ScanCode = x"29" else
      Carriage Return when ScanCode = x"5A" else
       Escape when ScanCode = x"76" else
                    Comma ASCII when ScanCode = x"41" else
                    Hashtag ASCII when ScanCode = x''04'' else
                    Address ASCII when ScanCode = x''06'' else
      (others => '0');
end Behavioral;
```

Code 2: Decoder_KB_to_ASCII.vhd

(The decoder that converts the keyboard scan codes into ASCII)

4.2. VGA Text Generator

All of the VGA-related aspects of this project are handled by the

VGA_Text_Generator_top. The clock divider module, labelled clkdiv.vhd, divides the FPGA's 100 MHz clock to 25 MHz. This satisfies the VGA speed requirement, allowing the monitor to display properly. The vga_640x480 module generates the timing signals 'hsync' and 'vsync' that instruct the monitor on when to begin and end displaying each line and frame. This guarantees that the screen will display everything accurately.




Figure 3: VGA_Text_Generator_top.vhd

(Top-Level Schematic for the VGA Text Generator)

The task of transforming the ASCII character input into readable text falls to the text_screen_gen module. The module manages both input character storage and serves as the system's main text renderer. This module interfaces with the tile memory, the ROM that stores

the font characters, and VGA display. These work together to produce the pixel-based character representations that are shown on the screen. Each ASCII characters' 8x16 bitmap is stored in the font ROM, and the active bitmap of the character that will be shown on the screen is kept in the tile memory. The ASCII values corresponding to each character tile are retrieved from the tile memory as the VGA's horizontal and vertical counters record the screen's refresh cycle. These ASCII values get sent through the font ROM to be converted into pixel data for display.




Figure 4: VGA Text Generation Circuit using Tile Memory [Chu 298, 2]

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use IEEE.std_logic_unsigned.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity text_screen_gen is
Port ( clk : in STD_LOGIC;
```

```
clr: in STD LOGIC;
     btn: in STD LOGIC VECTOR (2 downto 0);
     ascii: in STD LOGIC VECTOR (6 downto 0);
     vidon: in STD LOGIC;
     hc: in STD LOGIC VECTOR (9 downto 0);
     vc: in STD LOGIC VECTOR (9 downto 0);
     text rgb: out STD LOGIC VECTOR (2 downto 0));
end text screen gen;
architecture Behavioral of text screen gen is
component pulse generator
 Port (clk: in STD LOGIC;
     clr: in STD LOGIC;
     d: in STD LOGIC;
     g : out STD LOGIC);
end component;
component fonts
PORT (
 clka: IN STD LOGIC;
 addra: IN STD LOGIC VECTOR(11 DOWNTO 0);
 douta : OUT STD LOGIC VECTOR(7 DOWNTO 0)
);
END component;
component tile memory4096x8
PORT (
 a: IN STD LOGIC VECTOR(11 DOWNTO 0);
 d: IN STD LOGIC VECTOR(7 DOWNTO 0);
 dpra: IN STD LOGIC VECTOR(11 DOWNTO 0);
 clk: IN STD LOGIC;
 we: IN STD LOGIC;
 dpo: OUT STD LOGIC VECTOR(7 DOWNTO 0)
);
END component;
component block tile memory 4096x8
PORT (
 clka: IN STD LOGIC;
 wea: IN STD LOGIC VECTOR(0 DOWNTO 0);
 addra: IN STD LOGIC VECTOR(11 DOWNTO 0);
 dina: IN STD LOGIC VECTOR(7 DOWNTO 0);
 clkb: IN STD LOGIC;
 addrb: IN STD LOGIC VECTOR(11 DOWNTO 0);
 doutb: OUT STD LOGIC VECTOR(7 DOWNTO 0)
```

```
END component;
component nbitregister
 generic(N:integer := 4);
 Port (load: in std logic;
    clk: in std logic;
    clr: in std logic;
    d: in std logic vector (N-1 downto 0);
    q: out std logic vector (N-1 downto 0));
end component;
  -- font ROM
  signal char addr: std_logic_vector (6 downto 0);
  signal rom addr: std logic vector (10 downto 0);
  signal row addr: std logic vector (3 downto 0);
  signal bit addr: std logic vector (2 downto 0);
  signal font word: std logic vector (7 downto 0);
  signal font bit: std logic;
  -- tile memory
  signal we: std logic;
  signal addr r, addr w: std logic vector (11 downto 0);
  signal din, dout : std logic vector (6 downto 0);
  -- 80x30 character map
  constant hc max : integer := 80;
  constant vc max : integer := 30;
  -- cursor
  signal cur hc reg, cur hc next: std logic vector (6 downto 0);
  signal cur vc reg, cur vc next : std logic vector (4 downto 0);
  signal btn0 tick, btn1 tick: std logic;
  signal cursor on : std logic;
  -- delayed hc and vc
  signal hc1 reg, vc1 reg : std logic vector (9 downto 0);
  signal hc2 reg, vc2 reg : std logic vector (9 downto 0);
  -- object output signals
  signal font rgb, font rev rgb: std logic vector (2 downto 0);
  -- cursor intermediate signals
  signal dout sig: std logic vector (7 downto 0);
  signal wea: std logic vector (0 downto 0);
begin
btn0pulse : pulse generator port map (clk => clk,
                        clr => clr,
                        d \Rightarrow btn(0).
```

```
q => btn0 tick);
btn1pulse : pulse generator port map (clk \Rightarrow clk)
                          clr => clr
                          d => btn(1),
                          q => btn1 tick);
fontrom: fonts port map (clka => clk,
                  addra => '0' & rom addr,
                  douta => font word);
tileram : tile memory4096x8 port map (a => addr w,
                          d = > '0' \& din,
                          dpra => addr r,
                          clk => clk,
                          we => we,
                          dpo => dout sig);
dout <= dout sig (6 downto 0);
cursorx : nbitregister generic map (N \Rightarrow 7)
                port map (clk => clk,
                       clr => clr,
                       load = > '1'
                       d => cur hc next,
                       q => cur hc reg);
cursory: nbitregister generic map (N => 5)
                port map (clk => clk,
                       clr => clr,
                       load => '1'
                       d => cur vc next,
                       q \Rightarrow cur vc reg);
hc1 delay: nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr,
                          load => '1'
                          d \Rightarrow hc
                          q \Rightarrow hc1 reg);
hc2 delay: nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr
                          load = > '1'
                          d => hc1 reg,
```

```
q \Rightarrow hc2 reg);
vc1 delay: nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr,
                          load = > '1'
                          d => vc,
                          q => vc1 reg);
vc2 delay: nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr
                          load = > '1'
                          d \Rightarrow vc1 reg
                          q => vc2 reg);
-- tile memory write
addr w <= cur vc reg & cur hc reg;
we \leq= btn(2);
din <= ascii;
-- tile mrmory read
addr r \le vc(8 \text{ downto } 4) \& hc(9 \text{ downto } 3);
char addr <= dout;
-- font ROM
row addr \leq= vc(3 downto 0);
rom addr <= char addr & row addr;
bit addr \le hc2 reg(2 downto 0);
font bit <= font word(to integer(unsigned((not bit addr))));
-- new cursor position
--cur hc next \leq (others = '0') when btn0 tick = '1' and cur_hc_reg = (hc_max - 1);
cur hc \frac{1}{100} next <= (others => '0') when btn0 \frac{1}{100} tick = '1' and cur hc \frac{1}{100} reg = "1001111" else
          cur hc reg + 1 when btn0 tick = '1' else
          cur hc reg;
cur vc next <= (others => '0') when btn1 tick = '1' and cur vc reg = "11101" else
          cur_vc_reg + 1 when btn1 tick = '1' else
          cur vc reg;
-- green over black and reversed for video for cursor, I have no idea what this means
font rgb \le "111" when font bit = '1' else
        "000":
font rev rgb \leq= "000" when font bit = '1' else
        "111":
```

```
cursor on \leq '1' when vc2 reg(8 downto 4) = cur vc reg and hc2 reg(9 downto 3) =
cur hc reg else
       '0';
-- RGB mux circuit
process(vidon, cursor_on, font_rgb, font_rev_rgb)
begin
  if vidon = '0' then
    text rgb <= "000"; -- blank
  else
    if cursor on = '1' then
       text rgb <= font rev rgb;
    else
       text rgb <= font rgb;
    end if:
  end if:
end process;
end Behavioral;
```

Code 3: VGA Terminal.vhd

(Implementation of the VGA textbox schematic in VHDL)

Apart from text rendering, the VGA Text Generator also manages the cursor. The integrated cursor management system has the capability to increment the cursor to the right or downwards. To properly emulate a text editor, the cursor should increment to the right for every key pressed on the keyboard, while also having the capability to increment downwards and return back to the starting position when enter is pressed. Given the limitation presented in the primitive cursor control method and the inclusion of VRAM, it presented a challenge with controlling the text editor on the screen. Thus, an FSM for the VGA textbox was designed. When the FSM initializes, it will increment through each pixel on the 640x480 screen to clear the pixels. Afterwards, it will position the cursor in the starting position for the first line in the text

box. When receiving an ASCII input, it will display the value in the cursor's position, then increment to the right. When the FSM receives the ASCII input of enter, it will increment downwards, while also incrementing to the right to loop back to the starting position of that line.




Figure 5: VGA text screen FSM.vhd

(State machine that manages the textbox)




Figure 6: VGA text screen FSM.vhd

(Simulation of the clear screen initialization)

4.3. RISC Processing Unit

The RISC Processing Unit consists of several essential components that work seamlessly together to run the program written by the user and output the results. Using an ASCII-based interface, users write their programs in hexadecimal that correspond to the specific 32-bit machine code. The RISC processor has four different instruction types: R-type, I-type, S-type, and B-type. As illustrated in *Figure 4*, different instruction types utilize the 32-bit machine code differently. R-type is used for arithmetic and boolean expressions between 2 registers, where the output is stored in another register. I-type is used for arithmetic and boolean expressions between a register and immediate value, where the output is stored in another register. S-type is used in memory access operations where the value inside of an accumulator is stored into a memory address. Finally, B-type is used in branching operations, where the internal program counter will update from the given value in the instruction.

31	25°	24 20	19	15 14	1 12	11 7	7 6	0
funct7		rs2	rs1	f	unct3	rd	opcode	R-type
	•		•					
im	m[11:0]		rs1	f	unct3	rd	opcode	I-type
				<u> </u>				
imm[11:5	5]	rs2	rs1	f	unct3	imm[4:0]	opcode	S-type
	•							
$[imm[12] \mid imn]$	n[10:5]	rs2		rs1	funct	$3 \mid \text{imm}[4:1]$	imm[11] opcod	le B-type

Figure 7: RISC Instruction Type & Machine Code Format (Waterman and Asanović 12)

In the instruction type tables, "opcode" represents the unique opcode for each operation, "Rd" represents the register destination, "Rs1" represents the first operand in an operation, "Rs2" represents the second operand in an operation, and "imm" represents an immediate value or memory location. The "funct" commands are used as bit extensions of the machine code into 32 bit. A list of all implemented opcodes and their associated instruction type is located in the appendix. The computation of each machine code operation starts with identifying the type of instruction, which is determined by the opcode assigned to the operation. Next is identifying what register addresses will be used in the instruction. Last is determining the immediate value used in the instruction. For example, to convert the instruction "XORI X14,X15,#A3D" starts with identifying the instruction type of opcode, which is an I type. Next, the opcode for XORI is "0001100." Then, the accumulator addresses are converted into binary. Finally is inputting the immediate value from the instruction. At the end, the machine code in hexadecimal is found to be "A3D7870C."

	Immediate								Rs					Misc			Rd					Opcode										
1	0	1	0	0	0	1	1	1	1	0	1	0	1	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1	0	0	XORI X14,X15,#A3D
	Α				(3			[)			7	7				8		7				0				С				

Figure 8: Bitwise conversion from assembly to machine code

Originally, an assembler was made that would allow the user to program in assembly language. Afterwards, the assembler would convert the written language and convert it into machine code. The assembler was fully designed, simulated, programmed, and implemented for the project. The assembler was designed to utilize a queue, or a first in first out storage method. This would allow the ASCII inputs from the keyboard to be stored while the user was typing out the code. After the enter key would be pressed, the assembler would dequeue the first four ASCII characters and load them into a register. This register was responsible for temporarily storing the first four characters. The importance of the first four characters is that every instruction made in this instruction set has exactly four characters, thus making the process of designing the assembler much easier. From there, the assembler would look for certain symbols and spacing in order to compile the rest of the language. Going back to the "XORI X14,X15,#A3D" example, the assembler would first load the X, O, R, and I. From there, it would determine that this instruction is an i type, where it would proceed to search for two digits after an X to designate the register destination, then search for the next two digits after another X to mark the register operand, and finally search for the final three numbers after the hashtag to mark where the immediate value is. Figure 9 - Figure 10 will respectively display the assembler's top level design, FSM, and simulation.




Figure 9: Assembler_RISC.vhd

(Top-level schematic of the designed RISC assembler)




Figure 10: Assember CTRL.vhd

(A state machine flow chart of the assembler)

In the simulations, the assembler worked as intended, displaying the correct machine code from the testbench. However, when the assembler was implemented onto the board for the final check of compatibility, the assembler would not output the correct values. It was decided due to the lack of time and debugging tools, the decision was made to leave the assembler behind and prioritize other aspects of the project. The simulation can be found in **Figure 11**.



Figure 11: Simulation of the assembler

Outside of the RISC processor is a Tri-State buffer that controls the clock signal for the processor, enabling or disabling program execution as needed. When the Tri-State buffer is deactivated, the PROM is set up to be written to by the PROM Programmer. When the Tri-State buffer is enabled, the processor will read each instruction from the PROM and execute accordingly. Each instruction in the PROM executes for 2 clock cycles, which was found ideal to allow the accumulators, registers, and memory to stay in sync. After the program has completed its execution, the results are output to their respective registers and made available for viewing on the seven-segment display. It should be noted that accumulator 0 is used as the ZSR, or the accumulator whose value will always be zero. This was done for simplicity in programming the processor due to the default value being zeros in the machine code. The seven-segment display will display one accumulator at a time, where switches 0 to 5 will allow the user to select between the 32 accumulators.

The PROM Programmer is the medium between the user's input and the processor. As the user is typing onto the VGA textbox, the module will take the ASCII characters and concatenate them into a raw 64-bit output. From there, the 64-bit ASCII output is decoded into a 32-bit hexadecimal value, properly formatting the instruction to be suitable for machine code. The 32-bit machine code is then stored within the PROM to prepare for execution. This process takes effect everytime the user presses enter, essentially writing to the PROM in real-time as the user programs.




Figure 9: RISC_Final_Assembly.vhd

(Top-Level Schematic for RISC)

At the center of this system is the RISC Processor Core, which executes the machine code stored in the PROM. The processor core operates with 32 general purpose accumulators, allowing for a multitude of operations to be done. A system of multiplexers and a demultiplexer are used to route data between the memory, registers, and processing core. All of these components are controlled by the RISC core, where the signals are generated based on the machine code being inputted into the core.




Figure 10: RISC_Processor.vhd

(Overview of the processor with the 32 accumulators, memory, multiplexers, and demultiplexer)

Finally, the RISC core contains the control unit, program counter, function unit (funit), multiplexers, and registers. The program counter increments the PROM, while also containing the ability to be loaded with a specific address from the PROM. The registers Rs and Ro load operands for arithmetic and boolean operations. The operands are loaded by a multiplexer, selecting from one of the 32 accumulators, an immediate value, or memory. The funit, where the operands are computed and the result is outputted. Finally, the output of the funit will lead to the output Rd, where it is then loaded into the desired accumulator. The main component that is controlling the entire RISC core is the RISC_CTRL. The control unit takes in machine code as an input, and outputs signals to other components depending on the machine code instruction. These signals include: the accumulator address loading into Ro, Rs, and Rd, the load signals for the Ro and Rs registers, immediate values extracted from the machine code, memory output with memory addresses, memory read/write control, and sending the opcode to the funit. **Figure 11**

represents a simulation of the RISC core running the command "LDUR X01,#089." This command will load accumulator 1 with the immediate value of hexadecimal "89."




Figure 11: RISC Core Simulation

(Simulation of LDUR X01,#089)




Figure 12: RISC_Core.vhd

(Overview of the RISC core)

5. Project Performance

The project is mostly functional, but some features that were envisioned from the start are missing. To begin, the project fully implements a functional text editor that takes inputs from a keyboard. The VGA monitor accurately displays keyboard inputs, increments the screen accordingly, and line breaks correctly. Additionally, the keyboard modules are capable of converting the PS/2 scan codes into ASCII pulses to be used by the VGA and PROM Programmer. Next, the PROM Programmer successfully takes the ASCII inputs, converts them into hexadecimal, and stores them into the PROM to be used by the RISC processor. Finally, the RISC processor processes the machine code as attended, and outputs the

expected values into the accumulators. The accumulator values are then capable of being viewed via the seven-segment display, switching between the accumulators with a 32 to 1 multiplexer.

Although the project functioned as intended, there are still several features that we were unable to implement due to lack of time. These features mainly pertained to the VGA display portion and the RISC Processor portion of the project.

Our initial goal was to improve the operation of the VGA display by adding more capabilities. The ability to execute the code and show the contents of all 32 registers on the screen by pressing the 'Esc' key was one feature we wanted to provide rather than switch 6. In order to make error correction easier, we also wanted to have a backspace option. Presently, the user must reset the processor and wipe the screen if they make a single mistake. The VGA display's ability to display both capital and lowercase characters was another feature we wanted to add. Only capital letters are available to the user at this time.

For the processing unit, we had three major improvements that we wanted to apply. The first major improvement was the implementation of an assembler. Having an assembler would allow us to write instructions in assembly language instead of directly inputting them as machine code. This would massively increase the usability of the project. The second improvement was aimed at the PROM. Currently, the lines of code written by the user are not erased after the processor is reset. This can lead to some problems if the user's initial program has more lines of code than their second one. To fix this we wanted to implement a function that would clear the PROM upon CPU reset, creating a blank canvas and ridding itself of the old code. The third improvement would be adding more RISC instruction variety. This includes branching and pseudo assembly code. These instructions would increase the usability of the project.

6. Conclusion

This project successfully demonstrates the implementation of a RISC-inspired processing system using the Nexys A7-100T FPGA board. By integrating a PS/2 keyboard decoder, VGA text generator, and a RISC processor, the system allows users to input, display, and execute custom machine code in real time. The development process involved overcoming significant challenges, such as ensuring timing synchronization between components and optimizing VGA rendering, which were resolved through iterative design and refinements.

Although the project achieved its primary objectives, there remains room for enhancement. Future improvements could include incorporating an assembler to simplify the programming process and expanding the VGA display's functionality to support more advanced graphical features. These refinements would make the system more user-friendly and versatile.

Overall, this project highlights the potential of FPGA-based designs for designing complex systems like processors. This led to a deeper understanding of digital systems and VHDL design, providing valuable insights into the intricacies of hardware-software integration.

7. References

- Admiral Shark's Keyboards, "Keyboard Scancodes," Admiral Shark's Keyboards, https://sharktastica.co.uk/topics/scancodes#Set2. Accessed Nov. 2024
- Chu, P. P. (2008). FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version, Chapter 13. Wiley-Blackwell.
- Haskell, Richard, and Darrin Hanna. Advanced Digital Design Using Digilent FPGA Boards. LBE Books, LLC, 2016.
- 4. LLamocca, Daniel. "VHDL Coding for FPGAs." Dllamocca.org, dllamocca.org/VHDLforFPGAs.html. Accessed Nov. 2024.
- Merrick, Russell. "Register Based FIFO in VHDL." NANDLAND, 9 June 2022, nandland.com/register-based-fifo/. Accessed Nov. 2024.
- Waterman, Andrew, and Krste Asanović, editors. The RISC-V Instruction Set Manual,
 Volume I: User-Level ISA, Document Version 2.2, Chapter 2. RISC-V Foundation, May
 2017.

8. Appendix

1. Instruction Set

Yellow Highlighted means fully implemented

Tello	w riigiiligiile	u means runy impiementeu	Γ	
#	Instruction	Description	Opcode (7 bit)	Туре
1	ADDD	Adds 2 regs	000_0000	R
2	SUBB	Subs 2 regs	000_0001	R
3	ADDI	Adds a reg with immediate	000_0010	I
4	SUBI	Subs a reg with immediate	000_0011	Ι
5	LUDR	Loads reg	010_0000	I
6	STUR	Stores reg	010_0001	s
7	LDRW	Loads reg w/ word	010_0010	I
8	STRW	Stores reg w/ word	010_0011	s
9	LDRH	Loads reg w/ half	010_0100	I
10	STRH	Stores reg w/ half	010_0101	s
11	LDRB	Loads reg w/ byte	010_0110	I
12	STRB	Stores reg w/ byte	010_0111	s
13	ALSR	Arithmetic shift right	000_0100	I
14	LSHL	Logical shift left	000_0101	I
15	LSHR	Logical shift right	000_0110	I
16	ANDD	AND 2 regs	000_0111	R
17	ANDI	AND a reg and immediate	000_1000	I
18	ORRR	OR 2 regs	000_1001	R
19	ORRI	OR a reg and immediate	000_1010	I
20	XORR	XOR 2 regs	000_1011	R
21	XORI	XOR a reg and immediate	000_1100	I
22	NOTR	Not a reg	000_1101	R
23	NOTI	Not an immediate	000_1110	I
24	TWOC	Takes 2's C of a reg	000_1111	I

25	MOVR	Transfer reg from to another	010_1000	ı
26	INCR	Increment register	001_0000	ı
27	DECR	Decrement register	001_0001	ı
28	SGNX	Sign extends a signed word	001_0010	1
29	BRAI	Branch to another line w/ immediate	100_0000	В
30	BRAR	Branch to another line w/ register	100_0001	В
31	BEQZ	Branch if reg is equal to 0	100_0010	В
32	BNEZ	Branch if reg is not equal to 0	100_0100	В
33	BEQR	Branch if reg is equal to another reg	100_0101	В
34	BEQI	Branch if reg is equal to immediate	100_0110	В
35	BLTR	Branch if reg is less than register (unsigned)	100_0111	В
36	BLTI	Branch if reg is less than immediate (unsigned)	100_1000	В
37	BGTR	Branch if reg is greater than register (unsigned)	100_1001	В
38	BGTI	Branch if reg is greater than immediate (unsigned)	100_1010	В
39	NOPP	Skips clock cycle	001_0011	I
40	EXEC	Executes all programmed code	111_1111	
41	CLRR	Clears a register	001_0100	1
44	BSET	Sets specific bits in a register with an immediate	001_0111	I
45	BCLR	Clears specific bits in a register with an immediate	001_1000	I

	MAYBE	
JSR	Jump to subroutine	
RTS	Return from subroutine	
SWAP	Swaps the value of 2 registers	

ADD X1, X2, X3 (X2 = 00001234) (X3 = 0000ABCD)

2. Assembly to Machine Code Conversion Sheet

31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Misc Ro								Rs				Misc			Rd							Or	pcode									
0	0	0	(0	0	0	0	1	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	ADDD X1,X10,X11
	0 0 B					5					0			0					8				C)								
				li	nm	edia	te					Rs					Misc			Rd					0				de			
1	0	1	() 1	0	0	1	1	0	1	1	0	0	1	1	1	0	0	1	0	0	0	1	0	0	0	0	0	0	1	0	ADDI X2,X7,#A9B
	1	4				9			E	3			3	3			9 1						0 2									
					Add	lres	s						Rs								Misc				O				de			
0	0	0	1	L C	0	1	0	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	STUR X04,@123
	:	1				2			3	3			2	2			0			0				2				1				
			Address Rs Misc Rd									Opcode																				
0	0	0	(0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	BRAI #01
	0 0			1	L		0					1				0				4			0									

3. ASCII Table VHDL Package "ASCII Table.vhd"

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
package ASCII Table is
  subtype ascii values is std logic vector (7 downto 0); -- 8-bit ASCII values in hex order
       -- Functions
       constant Carriage Return : ascii values := x"0D"; -- Carriage Return
       constant Backspace : ascii values := x"08"; -- Backspace
       constant Space : ascii values := x"20"; -- Space
       constant Escape : ascii values := x"1B"; -- Escape
       -- Misc
       constant Hashtag ASCII: ascii values := x"23";
       constant Comma ASCII : ascii values := x"2C";
       constant Address ASCII : ascii values := x"40";
       -- Numbers
       constant Num0 ASCII: ascii values := x"30"; -- '0'
       constant Num1 ASCII : ascii values := x"31"; -- '1'
       constant Num2 ASCII: ascii values := x"32"; -- '2'
       constant Num3 ASCII: ascii values := x"33"; -- '3'
       constant Num4 ASCII: ascii values := x"34"; -- '4'
       constant Num5 ASCII : ascii values := x"35"; -- '5'
       constant Num6 ASCII: ascii values := x"36"; -- '6'
       constant Num7 ASCII: ascii values := x"37"; -- '7'
       constant Num8 ASCII: ascii values := x"38"; -- '8'
       constant Num9 ASCII: ascii values := x"39"; -- '9'
       -- Uppercase Letters
       constant UpperA ASCII: ascii values := x"41"; -- 'A'
       constant UpperB ASCII: ascii values := x"42"; -- 'B'
       constant UpperC_ASCII : ascii values := x"43"; -- 'C'
       constant UpperD ASCII: ascii values := x"44"; -- 'D'
       constant UpperE ASCII: ascii values := x"45"; -- 'E'
       constant UpperF ASCII: ascii values := x"46"; -- 'F'
       constant UpperG ASCII: ascii values := x"47"; -- 'G'
       constant UpperH_ASCII : ascii values := x"48"; -- 'H'
       constant UpperI ASCII: ascii values := x"49"; -- 'I'
```

```
constant UpperJ ASCII: ascii values := x"4A"; -- 'J'
       constant UpperK ASCII: ascii values := x"4B"; -- 'K'
       constant UpperL ASCII: ascii values := x"4C"; -- 'L'
       constant UpperM ASCII: ascii values := x"4D"; -- 'M'
       constant UpperN ASCII: ascii values := x"4E"; -- 'N'
       constant UpperO_ASCII : ascii values := x"4F"; -- 'O'
       constant UpperP ASCII: ascii values := x"50"; -- 'P'
       constant UpperQ ASCII: ascii values := x"51"; -- 'Q'
       constant UpperR ASCII: ascii values := x"52"; -- 'R'
       constant UpperS ASCII: ascii values := x"53"; -- 'S'
       constant UpperT ASCII: ascii values := x"54"; -- 'T'
       constant UpperU_ASCII : ascii values := x"55"; -- 'U'
       constant UpperV_ASCII : ascii values := x"56"; -- 'V'
       constant UpperW ASCII: ascii values := x"57"; -- 'W'
       constant UpperX ASCII: ascii values := x"58"; -- 'X'
       constant UpperY_ASCII : ascii_values := x"59"; -- 'Y'
       constant UpperZ ASCII: ascii values := x"5A"; -- 'Z'
       -- Lowercase Letters
       constant LowerA ASCII: ascii values := x"61"; -- 'a'
       constant LowerB ASCII: ascii values := x"62"; -- 'b'
       constant LowerC ASCII: ascii values := x"63"; -- 'c'
       constant LowerD ASCII: ascii values := x"64"; -- 'd'
       constant LowerE ASCII: ascii values := x"65"; -- 'e'
       constant LowerF ASCII : ascii values := x"66"; -- 'f'
       constant LowerG ASCII: ascii values := x"67"; -- 'g'
       constant LowerH_ASCII : ascii values := x"68"; -- 'h'
       constant LowerI ASCII: ascii values := x"69"; -- 'i'
       constant LowerJ_ASCII : ascii values := x"6A"; -- 'j'
       constant LowerK ASCII: ascii values := x"6B"; -- 'k'
       constant LowerL_ASCII : ascii values := x"6C"; -- 'l'
       constant LowerM ASCII: ascii values := x"6D"; -- 'm'
       constant LowerN ASCII: ascii values := x"6E"; -- 'n'
       constant LowerO ASCII: ascii values := x"6F"; -- 'o'
       constant LowerP ASCII : ascii values := x"70"; -- 'p'
       constant LowerQ_ASCII : ascii_values := x"71"; -- 'q'
       constant LowerR ASCII: ascii values := x"72"; -- 'r'
       constant LowerS ASCII : ascii values := x"73"; -- 's'
       constant LowerT ASCII: ascii values := x"74"; -- 't'
       constant LowerU ASCII: ascii values := x"75"; -- 'u'
       constant LowerV ASCII: ascii values := x"76"; -- 'v'
       constant LowerW ASCII: ascii values := x"77"; -- 'w'
       constant LowerX_ASCII : ascii values := x"78"; -- 'x'
       constant LowerY ASCII: ascii values := x"79"; -- 'y'
       constant LowerZ ASCII : ascii values := x"7A"; -- 'z'
end ASCII Table;
```

4. RISC Opcode Instruction Set VHDL Package "RISC Instruction Set.vhd"

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
package RISC Instruction Set is
  subtype opcodes is std logic vector(6 downto 0);
  -- Arithmetic Instructions
  constant ADDD: opcodes := "00000000"; -- Adds 2 registers
  constant SUBB: opcodes := "0000001"; -- Subtracts 2 registers
  constant ADDI: opcodes := "0000010"; -- Adds register and immediate
  constant SUBI: opcodes := "0000011"; -- Subtracts register and immediate
  -- Load and Store Instructions
  constant LUDR: opcodes := "0100000"; -- Load register
  constant STUR: opcodes := "0100001"; -- Store register
  constant LDRW: opcodes := "0100010"; -- Load word
  constant STRW: opcodes:="0100011"; -- Store word
  constant LDRH: opcodes := "0100100"; -- Load half-word
  constant STRH: opcodes := "0100101"; -- Store half-word
  constant LDRB: opcodes := "0100110"; -- Load byte
  constant STRB: opcodes:="0100111"; -- Store byte
  -- Logical and Shift Instructions
  constant ANDD: opcodes := "0000111"; -- AND two registers
  constant ANDI: opcodes := "0001000"; -- AND register and immediate
  constant ORRR: opcodes := "0001001"; -- OR two registers
  constant ORRI: opcodes := "0001010"; -- OR register and immediate
  constant XORR: opcodes:="0001011"; -- XOR two registers
  constant XORI: opcodes := "0001100"; -- XOR register and immediate
  constant NOTR: opcodes:="0001101"; -- NOT a register
  constant NOTI: opcodes := "0001110"; -- NOT an immediate
  constant ALSR: opcodes := "0000100"; -- Arithmetic shift right
  constant LSHL: opcodes := "0000101"; -- Logical shift left
  constant LSHR: opcodes := "0000110"; -- Logical shift right
  constant TWOC: opcodes := "0001111"; -- Two's complement
  -- Increment, Decrement, and Sign Extend
  constant INCR: opcodes := "0010000"; -- Increment register
  constant DECR: opcodes:="0010001"; -- Decrement register
```

```
constant SGNX: opcodes := "0010010"; -- Sign extend
  constant MOVR: opcodes := "0101000"; -- Move register
  -- Branch Instructions
  constant BRAI: opcodes:="1000000"; -- Branch with immediate
  constant BRAR: opcodes := "1000001"; -- Branch with register
  constant BEQZ : opcodes := "1000010"; -- Branch if equal to zero
  constant BNEZ: opcodes:="1000100"; -- Branch if not equal to zero
  constant BEQR: opcodes := "1000101"; -- Branch if registers are equal
  constant BEQI: opcodes := "1000110"; -- Branch if equal to immediate
  constant BLTR: opcodes := "1000111"; -- Branch if less than register constant BLTI: opcodes := "1001000"; -- Branch if less than immediate
  constant BGTR: opcodes:="1001001"; -- Branch if greater than register
  constant BGTI: opcodes := "1001010"; -- Branch if greater than immediate
  -- Other Instructions
  constant NOPP: opcodes := "0010011"; -- No operation
  constant EXEC: opcodes:="1111111"; -- Execute all code
  constant CLRR: opcodes := "0010100"; -- Clear register
  constant BSET: opcodes := "0010111"; -- Set specific bits
  constant BCLR: opcodes := "0011000"; -- Clear specific bits
  -- Placeholder for future instructions
  constant JSR : opcodes := "1110000"; -- Jump to subroutine
  constant RTS : opcodes := "1110001"; -- Return from subroutine
  constant SWAP : opcodes := "1110010"; -- Swap registers
end RISC Instruction Set;
```

5. RISC Core "RISC Core.vhd"

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity RISC is
  Port (
       -- Clk
      clk: in std logic;
      clr: in std logic;
      -- PC
      P: out std logic vector (15 downto 0);
       -- Registers
      Rs: in STD LOGIC VECTOR (31 downto 0);
      Rs addr: out STD LOGIC_VECTOR (4 downto 0);
       Ro: in STD LOGIC VECTOR (31 downto 0);
      Ro addr: out STD LOGIC VECTOR (4 downto 0);
      Rd: out STD LOGIC VECTOR (31 downto 0);
      Rd addr: out STD LOGIC VECTOR (4 downto 0);
       -- ROM
      MachineCode: in STD LOGIC VECTOR (31 downto 0);
       -- Memory
       Mem in: in std logic vector (31 downto 0);
      Mem out: out STD LOGIC VECTOR (31 downto 0);
      Mem addr: out STD LOGIC VECTOR (7 downto 0);
      Mem RW: out STD LOGIC
      );
end RISC;
architecture Behavioral of RISC is
component nbitregister
 generic(N:integer);
 Port (load: in std logic;
    clk: in std logic;
    clr: in std logic;
    d: in std logic vector (N-1 downto 0);
    q : out std logic vector (N-1 downto 0));
end component;
component RISC ctrl
```

```
Port (
    -- Clk
    clk: in std logic;
    clr: in std logic;
    -- Machine Code
    MachineCode: in std logic vector (31 downto 0);
    -- Memory
    Mem addr sel: out std logic;
    Mem addr: out std logic vector (7 downto 0);
    Mem Mux sel: out std logic vector (1 downto 0);
      Mem load: out std logic;
      Mem addr load: out std logic;
    Mem RW: out std logic;
    -- Rs
    Rs: in std logic vector (31 downto 0);
    Rs load: out std logic;
    Rs sel: out std logic vector (1 downto 0);
    Rs addr: out std logic vector (4 downto 0);
      Rs addr load: in std logic;
    -- Ro
    Ro: in std logic vector (31 downto 0);
    Ro load: out std logic;
    Ro sel: out std logic;
    Immediate Value: out std logic vector (11 downto 0);
    Ro addr: out std logic vector (4 downto 0);
      Ro addr load: in std logic;
    -- Rd
      Rd load: out std logic;
    Rd addr: out std logic vector (4 downto 0);
    Rd sel: out std logic;
      Rd addr load: in std logic;
    -- PC
    pinc: out std logic;
    pload : out std_logic;
    -- MISC
    error: out std logic
end component;
component Funit
  Port (a: in STD_LOGIC_VECTOR (31 downto 0);
      b: in STD LOGIC VECTOR (31 downto 0);
      opcode: in STD LOGIC VECTOR (6 downto 0);
      y: out STD_LOGIC VECTOR (31 downto 0);
      error: out std logic
       );
end component;
component mux2to1 nbit
 generic(N:integer);
```

```
Port (
    a: in std logic vector (N - 1 downto 0);
    b: in std logic vector (N - 1 downto 0);
    sel: in std logic;
    x : out std_logic vector (N - 1 downto 0)
    );
end component;
component mux4to1 32bit
 Port (
    a: in std logic vector (31 downto 0);
    b: in std logic vector (31 downto 0);
    c: in std logic vector (31 downto 0);
    d: in std logic vector (31 downto 0);
    sel: in std logic vector (1 downto 0);
    x : out std logic vector (31 downto 0)
    ):
end component;
component PC
 Port (
    clk: in std logic;
    clr: in std logic;
    d: in std logic vector (15 downto 0);
    inc: in std logic;
    load: in std logic;
    q: out std logic vector (15 downto 0)
 );
end component;
-- Signals
signal immediateValue : std logic vector(11 downto 0);
signal Rs Sel, Mem mux sel: std logic vector (1 downto 0);
signal Rs load, Ro sel, Ro load, pinc, pload, Mem addr sel, Rd sel, clk50M: std logic;
signal RsMuxOut, RsValue, RoMuxOut, RoValue, Funitout: std logic vector (31 downto 0);
signal Mem addr sig: std logic vector (7 downto 0);
-- Errors
signal FunitError, CTRLError: std logic;
begin
RsMUX: mux4to1 32bit port map (a => Rs,
                   b => Mem in.
                   c \Rightarrow x''00000'' \& immediateValue,
                   d => x''000000000'',
                   sel => Rs Sel,
                   x => RsMuxOut);
RsReg: nbitregister generic map (N \Rightarrow 32)
```

```
port map (clk => clk,
                       clr => clr,
                       load => Rs load,
                       d => RsMuxOut,
                       q \Rightarrow RsValue);
RoMUX: mux2to1 nbit generic map (N => 32)
               port map (a => Ro,
                       b \Rightarrow x''00000'' \& immediateValue,
                       sel => Ro sel,
                       x => RoMuxOut);
RoReg: nbitregister generic map (N \Rightarrow 32)
               port map (clk => clk,
                       clr => clr
                       load => Ro load,
                       d => RoMuxOut,
                       q \Rightarrow RoValue);
ProgramCounter: PC port map (clk => clk,
                    clr => clr
                    d \Rightarrow x''0'' \& immediateValue,
                    inc => pinc,
                    load => pload,
                    q \Rightarrow P;
Funit1 : Funit port map (a \Rightarrow RsValue,
               b => RoValue
               opcode => MachineCode (6 downto 0),
               y => Funitout
               error => FunitError);
CTRL: RISC ctrl port map (clk => clk,
                 clr => clr.
                 MachineCode => MachineCode,
                 Mem addr sel => Mem addr sel,
                 Mem addr => Mem addr sig,
                  Mem mux sel \Rightarrow Mem mux sel,
                  Mem RW \Rightarrow Mem RW,
                  Rs load \Rightarrow Rs load,
                  Rs sel => Rs sel
                  Ro load \Rightarrow Ro load,
                  Ro sel \Rightarrow Ro sel,
                  Immediate Value => immediateValue,
                 pinc => pinc,
                 pload => pload,
                 error => CTRLError,
                  Rs addr \Rightarrow Rs addr,
                  Ro addr \Rightarrow Ro addr,
                  Rd_addr => Rd_addr,
```

```
Rs => RsValue,
                Ro => RoValue,
                Rd sel \Rightarrow Rd sel
                );
MemAddrMux: mux2to1_nbit generic map (N => 8)
                port map (a => Mem_addr_sig,
                       b => RsValue(7 downto 0),
                       sel => Mem addr sel,
                       x => Mem addr);
MemMux : mux4to1_32bit port map (a => x"00000" & immediateValue,
                  b => Funitout,
                  c => RsValue,
                  d => x''000000000'',
                  sel => Mem_mux_sel,
                  x => Mem out);
RdMux: mux2to1 nbit generic map (N \Rightarrow 32)
              port map (a => Funitout,
                     b => Mem_in,
                     sel \Rightarrow Rd\_sel,
                     x => Rd);
end Behavioral;
```

6. RISC Processor w/ accumulators "RISC Processor.vhd"

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity RISC Processor is
Port (
    clk: in std logic;
    clr: in std logic;
    MachineCode: in std logic vector (31 downto 0);
    P: out std logic vector (15 downto 0);
    X0 out : out std logic vector (31 downto 0);
    X1 out: out std logic vector (31 downto 0);
    X2 out : out std logic vector (31 downto 0);
    X3 out: out std logic vector (31 downto 0);
    X4 out : out std logic vector (31 downto 0);
    X5 out : out std logic vector (31 downto 0);
    X6 out : out std logic vector (31 downto 0);
    X7 out : out std logic vector (31 downto 0);
    X8 out : out std logic vector (31 downto 0);
    X9 out : out std logic vector (31 downto 0);
    X10 out : out std logic vector (31 downto 0);
    X11 out : out std logic vector (31 downto 0);
    X12 out : out std logic vector (31 downto 0);
    X13 out : out std logic vector (31 downto 0);
    X14 out : out std logic vector (31 downto 0);
    X15 out : out std logic vector (31 downto 0);
    X16 out : out std logic vector (31 downto 0);
    X17 out : out std logic vector (31 downto 0);
    X18 out : out std_logic_vector (31 downto 0);
    X19 out : out std logic vector (31 downto 0);
    X20 out : out std logic vector (31 downto 0);
    X21 out : out std logic vector (31 downto 0);
    X22 out : out std logic vector (31 downto 0);
    X23 out : out std logic vector (31 downto 0);
    X24 out : out std logic vector (31 downto 0);
    X25 out : out std logic vector (31 downto 0);
    X26 out : out std logic vector (31 downto 0);
    X27 out : out std logic vector (31 downto 0);
    X28 out : out std logic_vector (31 downto 0);
    X29 out : out std logic vector (31 downto 0):
```

```
X30 out : out std logic vector (31 downto 0);
    X31 out : out std logic vector (31 downto 0)
end RISC Processor;
architecture Behavioral of RISC Processor is
component nbitregister
 generic(N:integer);
 Port (load: in std logic;
    clk: in std logic;
    clr: in std logic;
    d: in std logic vector (N-1 downto 0);
    q: out std logic vector (N-1 downto 0));
end component;
component mux32to1 32bit
 Port (
    a: in std logic vector (31 downto 0); -- 1
    b: in std logic vector (31 downto 0); -- 2
    c: in std logic vector (31 downto 0); -- 3
    d: in std logic vector (31 downto 0); -- 4
    e: in std logic vector (31 downto 0); -- 5
    f: in std logic vector (31 downto 0); -- 6
    g: in std logic vector (31 downto 0); -- 7
    h: in std logic vector (31 downto 0); -- 8
    i: in std logic vector (31 downto 0); -- 9
    j: in std logic vector (31 downto 0); -- 10
    k: in std logic vector (31 downto 0); -- 11
    1: in std logic vector (31 downto 0); -- 12
    m: in std logic vector (31 downto 0); -- 13
    n: in std logic vector (31 downto 0); -- 14
    o: in std logic vector (31 downto 0); -- 15
    p: in std logic vector (31 downto 0); -- 16
    q: in std logic vector (31 downto 0); -- 17
    r: in std logic vector (31 downto 0); -- 18
    s: in std logic vector (31 downto 0); -- 19
    t: in std logic vector (31 downto 0); -- 20
    u: in std logic vector (31 downto 0); -- 21
    v: in std logic vector (31 downto 0); -- 22
    w: in std logic vector (31 downto 0); -- 23
    x: in std logic vector (31 downto 0); -- 24
    y: in std logic vector (31 downto 0); -- 25
    z: in std logic vector (31 downto 0); -- 26
    aa: in std logic vector (31 downto 0); -- 27
    bb: in std logic vector (31 downto 0); -- 28
    cc: in std logic vector (31 downto 0); -- 29
    dd: in std logic vector (31 downto 0); -- 30
    ee: in std logic vector (31 downto 0); -- 31
```

```
ff: in std logic vector (31 downto 0); -- 32
    sel: in std logic vector (4 downto 0);
    zout : out std logic vector (31 downto 0)
end component;
component demux1to32 32bit
 Port (
    zin: in std logic vector (31 downto 0);
    sel: in std logic vector (4 downto 0);
    a: out std logic vector (31 downto 0); -- 1
    b: out std logic vector (31 downto 0); -- 2
    c: out std logic vector (31 downto 0); -- 3
    d: out std logic vector (31 downto 0); -- 4
    e: out std logic vector (31 downto 0); -- 5
    f: out std logic vector (31 downto 0); -- 6
    g: out std logic vector (31 downto 0); -- 7
    h: out std logic vector (31 downto 0); -- 8
    i: out std logic vector (31 downto 0); -- 9
    j: out std logic vector (31 downto 0); -- 10
    k: out std logic vector (31 downto 0); -- 11
    1: out std logic vector (31 downto 0); -- 12
    m: out std logic vector (31 downto 0); -- 13
    n: out std logic vector (31 downto 0); -- 14
    o : out std logic vector (31 downto 0); -- 15
    p: out std logic vector (31 downto 0); -- 16
    q: out std logic vector (31 downto 0); -- 17
    r: out std logic vector (31 downto 0); -- 18
    s: out std logic vector (31 downto 0); -- 19
    t: out std logic vector (31 downto 0); -- 20
    u: out std logic vector (31 downto 0); -- 21
    v: out std logic vector (31 downto 0); -- 22
    w: out std logic vector (31 downto 0); -- 23
    x : out std logic vector (31 downto 0); -- 24
    y: out std logic vector (31 downto 0); -- 25
    z: out std logic vector (31 downto 0); -- 26
    aa: out std logic vector (31 downto 0); -- 27
    bb: out std logic vector (31 downto 0); -- 28
    cc: out std logic vector (31 downto 0); -- 29
    dd: out std logic vector (31 downto 0); -- 30
    ee: out std logic vector (31 downto 0); -- 31
    ff: out std logic vector (31 downto 0) -- 32
    );
end component;
component ram256x32
 PORT (
  clka: IN STD LOGIC;
  wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
  addra: IN STD LOGIC VECTOR(7 DOWNTO 0);
```

```
dina: IN STD LOGIC VECTOR(31 DOWNTO 0);
  douta: OUT STD LOGIC VECTOR(31 DOWNTO 0)
END component;
component RISC
  Port (
       -- Clk
      clk: in std logic;
      clr: in std logic;
       -- PC
      P: out std logic vector (15 downto 0);
      -- Registers
      Rs: in STD LOGIC VECTOR (31 downto 0);
      Rs addr: out STD LOGIC VECTOR (4 downto 0);
      Ro: in STD_LOGIC_VECTOR (31 downto 0);
       Ro addr: out STD LOGIC VECTOR (4 downto 0):
      Rd: out STD LOGIC VECTOR (31 downto 0);
      Rd addr: out STD LOGIC VECTOR (4 downto 0);
       -- ROM
      MachineCode: in STD LOGIC VECTOR (31 downto 0);
       -- Memory
      Mem in: in std logic vector (31 downto 0);
       Mem out : out STD LOGIC_VECTOR (31 downto 0);
       Mem addr: out STD LOGIC VECTOR (7 downto 0);
      Mem RW: out STD LOGIC
      );
end component;
component decoder 32bit
 Port (
    a: in std logic vector (4 downto 0);
    x : out std logic vector (31 downto 0)
    );
end component;
type my array is array (natural range ) of std logic vector (31 downto 0);
signal din, qout: my array (0 to 31);
signal acc load: std logic vector (0 to 31);
signal Rs addr, Ro addr, Rd addr: std logic vector (4 downto 0);
signal RsMuxOut, RoMuxOut, RdOut, ramin, ramout : std logic vector (31 downto 0);
signal Mem RW: std logic;
signal wea: std logic vector (0 downto 0);
signal Mem addr: std logic vector (7 downto 0);
signal acc load combined, next acc load combined : std logic vector (31 downto 0);
begin
zsr : nbitregister generic map (N \Rightarrow 32)
           port map (clk => clk,
```

```
clr => clr,
                     load = > '0',
                     d => x''00000000''
                     q => qout(0);
accumulatorloop: for i in 1 to 31 generate
  reg : nbitregister generic map (N \Rightarrow 32)
               port map (clk \Rightarrow clk,
                       clr => clr,
                       load => acc load(i),
                        d \Rightarrow din(i),
                        q \Rightarrow qout(i);
end generate;
RsMux: mux32to1 32bit port map (a => qout(0),
                     b => qout(1),
                     c => qout(2),
                     d => qout(3),
                     e \Rightarrow qout(4),
                     f => qout(5),
                     g => qout(6),
                     h => qout(7),
                     i => qout(8),
                    j => qout(9),
                     k => qout(10),
                     1 => qout(11),
                     m => qout(12),
                     n => qout(13),
                     o => qout(14),
                     p => qout(15),
                     q => qout(16),
                     r => qout(17),
                     s => qout(18),
                     t => qout(19),
                     u => qout(20),
                     v => qout(21),
                     w => qout(22),
                     x => qout(23),
                     y => qout(24),
                     z => qout(25),
                     aa => qout(26),
                     bb => qout(27),
                     cc \Rightarrow qout(28),
                     dd => qout(29),
                     ee \Rightarrow qout(30),
                     ff => qout(31),
                     sel => Rs addr,
                     zout => RsMuxOut);
RoMux: mux32to1 32bit port map (a => qout(0),
```

```
b => qout(1),
                      c \Rightarrow qout(2),
                      d \Rightarrow qout(3),
                      e \Rightarrow qout(4),
                      f \Rightarrow qout(5),
                      g \Rightarrow qout(6),
                     h => qout(7),
                     i => qout(8),
                     j => qout(9),
                     k => qout(10),
                     1 => qout(11),
                     m => qout(12),
                      n => qout(13),
                      o => qout(14),
                      p => qout(15),
                      q => qout(16),
                     r => qout(17),
                      s => qout(18),
                     t => qout(19),
                      u => qout(20),
                      v => qout(21),
                      w => qout(22),
                      x => qout(23),
                     y => qout(24),
                     z => qout(25),
                      aa => qout(26),
                      bb => qout(27),
                      cc \Rightarrow qout(28),
                      dd \Rightarrow qout(29),
                      ee \Rightarrow qout(30),
                      ff => qout(31),
                      sel => Ro addr,
                      zout => RoMuxOut);
RdDemux: demux1to32 32bit port map (zin => RdOut,
                        sel => Rd addr,
                        a \Rightarrow din(0)
                        b => din(1),
                        c => din(2),
                        d => din(3),
                        e => din(4),
                        f => din(5),
                        g => din(6),
                        h => din(7),
                        i => din(8),
                        j => din(9),
                        k => din(10),
                        1 => din(11),
                        m => din(12),
                        n => din(13),
```

```
o => din(14),
                     p => din(15),
                     q => din(16),
                     r => din(17),
                     s => din(18),
                     t => din(19),
                     u => din(20),
                     v => din(21),
                     w => din(22),
                     x => din(23),
                     y => din(24),
                     z => din(25),
                     aa => din(26),
                     bb => din(27),
                     cc => din(28),
                     dd => din(29),
                     ee => din(30),
                     ff => din(31);
decoder: decoder 32bit port map (a => rd addr,
                     x \Rightarrow acc load combined);
accloop: for i in 0 to 31 generate
  acc load(i) <= acc load combined(i);
end generate;
Processor : RISC port map (clk => clk,
                clr => clr,
                P => P
                Rs => RsMuxOut,
                Rs addr \Rightarrow Rs addr,
                Ro => RoMuxOut,
                Ro addr => Ro addr,
                Rd \Rightarrow RdOut
                Rd addr => Rd addr,
                MachineCode => MachineCode,
                Mem in => ramin,
                Mem out => ramout,
                Mem addr => Mem addr,
                Mem RW \Rightarrow Mem Rw);
wea(0) \le Mem_RW;
Memory: ram256x32 port map (clka => clk,
                 wea => wea,
                addra => Mem addr,
                dina => ramout,
                douta => ramin);
```

```
X0 \text{ out} \leq qout(0);
X1 \text{ out} \leq qout(1);
X2 \text{ out} \leq \text{qout}(2);
X3 \text{ out} \leq \text{qout}(3);
X4_out <= qout(4);
X5_{out} \leq qout(5);
X6 out \leq qout(6);
X7 out \leq qout(7);
X8 \text{ out} \leq qout(8);
X9 \text{ out} \leq qout(9);
X10 \text{ out} \leq \text{qout}(10);
X11 out \leq qout(11);
X12 \text{ out} \leq \text{qout}(12);
X13 out \leq qout(13);
X14 \text{ out} \leq \text{qout}(14);
X15_{out} \leq qout(15);
X16 \text{ out} \leq \text{qout}(16);
X17 \text{ out} \leq \text{qout}(17);
X18 out \leq= qout(18);
X19 \text{ out} \leq \text{qout}(19);
X20 \text{ out} \leq \text{qout}(20);
X21 \text{ out} \leq \text{qout}(21);
X22 out \leq qout(22);
X23 \text{ out} \leq \text{qout}(23);
X24 \text{ out} \leq \text{qout}(24);
X25 out \leq qout(25);
X26 \text{ out} \leq \text{qout}(26);
X27 \text{ out} \leq \text{qout}(27);
X28_out \leq qout(28);
X29 out \leq qout(29);
X30 out \leq qout(30);
X31 \text{ out} \leq \text{qout}(31);
end Behavioral;
```

7. RISC Final Assembly "RISC Final Assembly.vhd"

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC unsigned.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity RISC Final Assembly is
Port (
    clk: in std logic;
    clr: in std logic;
    ascii: in std logic vector (7 downto 0);
    processor load: in std logic;
    X0 out : out std logic vector (31 downto 0);
    X1 out : out std logic vector (31 downto 0);
    X2 out : out std logic vector (31 downto 0);
    X3 out : out std logic vector (31 downto 0);
    X4 out : out std logic vector (31 downto 0);
    X5 out : out std logic vector (31 downto 0);
    X6 out : out std logic vector (31 downto 0);
    X7 out : out std logic vector (31 downto 0);
    X8 out : out std logic vector (31 downto 0);
    X9 out : out std logic vector (31 downto 0);
    X10 out : out std logic vector (31 downto 0);
    X11 out : out std logic vector (31 downto 0);
    X12 out : out std logic vector (31 downto 0);
    X13 out : out std logic vector (31 downto 0);
    X14 out : out std logic vector (31 downto 0);
    X15 out : out std logic vector (31 downto 0);
    X16 out : out std logic vector (31 downto 0);
    X17 out : out std_logic_vector (31 downto 0);
    X18 out : out std logic vector (31 downto 0);
    X19 out : out std logic vector (31 downto 0);
    X20 out : out std logic vector (31 downto 0);
    X21 out : out std logic vector (31 downto 0);
    X22 out : out std logic vector (31 downto 0);
    X23 out : out std logic vector (31 downto 0);
    X24 out : out std logic vector (31 downto 0);
    X25 out : out std logic vector (31 downto 0);
    X26 out : out std logic vector (31 downto 0);
    X27_out : out std_logic_vector (31 downto 0);
    X28 out : out std logic vector (31 downto 0);
```

```
X29 out : out std logic vector (31 downto 0);
    X30 out : out std logic vector (31 downto 0);
    X31 out: out std logic vector (31 downto 0)
end RISC Final Assembly;
architecture Behavioral of RISC Final Assembly is
component RISC Processor
Port (
    clk: in std logic;
    clr: in std logic;
    MachineCode: in std logic vector (31 downto 0);
    P: out std logic vector (15 downto 0);
    X0 out : out std logic vector (31 downto 0);
    X1 out : out std logic vector (31 downto 0);
    X2 out : out std logic vector (31 downto 0);
    X3 out : out std logic vector (31 downto 0);
    X4 out : out std logic vector (31 downto 0);
    X5 out : out std logic vector (31 downto 0);
    X6 out : out std logic vector (31 downto 0);
    X7 out : out std logic vector (31 downto 0);
    X8 out : out std logic vector (31 downto 0);
    X9 out : out std logic vector (31 downto 0);
    X10 out : out std logic vector (31 downto 0);
    X11 out : out std logic vector (31 downto 0);
    X12 out : out std logic vector (31 downto 0);
    X13 out : out std logic vector (31 downto 0);
    X14 out : out std logic vector (31 downto 0);
    X15 out : out std logic vector (31 downto 0);
    X16 out : out std logic vector (31 downto 0);
    X17 out : out std logic vector (31 downto 0);
    X18 out : out std logic vector (31 downto 0);
    X19 out : out std logic vector (31 downto 0);
    X20 out : out std logic vector (31 downto 0);
    X21 out : out std logic vector (31 downto 0);
    X22 out : out std logic vector (31 downto 0);
    X23 out : out std logic vector (31 downto 0);
    X24 out : out std logic vector (31 downto 0);
    X25 out : out std logic vector (31 downto 0);
    X26 out : out std logic vector (31 downto 0);
    X27 out : out std logic vector (31 downto 0);
    X28 out : out std logic vector (31 downto 0);
    X29 out : out std logic vector (31 downto 0);
    X30 out : out std logic vector (31 downto 0);
    X31 out : out std logic vector (31 downto 0)
    );
end component;
component PROM Programmer
```

```
Port (
    clk: in STD LOGIC;
    clr: in STD LOGIC;
    ascii in: in STD LOGIC VECTOR(7 downto 0);
    concadinated : out STD LOGIC VECTOR(63 downto 0);
    done: out STD LOGIC -- Goes high when concatenation is complete
end component;
component concadinated to hex
  Port (
    clk: in std logic;
    concadinated: in STD LOGIC VECTOR(63 downto 0);
    hex: out STD LOGIC VECTOR(31 downto 0)
  );
end component;
component PROM64x32
 PORT (
  clka: IN STD LOGIC;
  wea: IN STD_LOGIC_VECTOR(0 DOWNTO 0);
  addra: IN STD LOGIC VECTOR(5 DOWNTO 0);
  dina: IN STD LOGIC VECTOR(31 DOWNTO 0);
  douta: OUT STD LOGIC VECTOR(31 DOWNTO 0)
END component;
component Tristate Buffer
  Port (d: in STD LOGIC;
      en: in STD LOGIC;
      q: out STD LOGIC);
end component;
component mux2to1 nbit
 generic(N:integer);
 Port (
    a: in std logic vector (N - 1 downto 0);
    b: in std logic vector (N - 1 downto 0);
    sel: in std logic;
    x : out std logic vector (N - 1 downto 0)
    );
end component;
-- Accumulator array
type my array is array (natural range<>) of std logic vector (31 downto 0);
signal qout: my array (0 to 31);
-- Signals
signal enqueue, enter, assembler done, clk register : std logic;
signal wea : std logic vector (0 downto 0);
```

```
signal prom count, addr mux out: std logic vector (5 downto 0);
signal ascii sig: std logic vector (7 downto 0);
signal P: std logic vector (15 downto 0);
signal machine code, processor stream : std logic vector (31 downto 0);
signal concadinated : std logic vector (63 downto \overline{0});
begin
PROM counter: process(clk, clr)
begin
  if clr = '1' then
     prom count <= "000001";
  elsif clk = '1' and clk'event then
    if assembler done = '1' then
       prom count <= prom count + 1;</pre>
     end if:
  end if;
end process;
Assembler1: PROM Programmer port map (clk => clk,
                        clr => clr,
                        ascii in => ascii,
                        concadinated => concadinated,
                        done => assembler done
Assembler 2: concadinated to hex port map (clk => clk,
                           concadinated => concadinated,
                           hex => machine code);
addr mux: mux2to1 nbit generic map (N \Rightarrow 6)
              port map (a => prom count,
                      b \Rightarrow P (5 \text{ downto } 0),
                      sel => processor load,
                      x => addr mux out);
wea(0) \le assembler done;
PROM: PROM64x32 port map (clka => clk,
                 wea => wea,
                 addra => addr mux out,
                 dina => machine code,
                 douta => processor stream);
clkbuffer: Tristate Buffer port map (en => processor load,
                        d => clk
                        q => clk register);
```

```
RISC: RISC Processor port map (
                                 clk => clk register,
                                 clr => clr,
                                 MachineCode => processor stream,
                                 P \Rightarrow P
                                 X0 \text{ out} => X0 \text{ out},
                                 X1 \text{ out} \Rightarrow X1 \text{ out}
                                 X2 \text{ out} => X2 \text{ out},
                                 X3 \text{ out} => X3 \text{ out},
                                 X4 \text{ out} => X4 \text{ out},
                                 X5 \text{ out} => X5 \text{ out},
                                 X6 \text{ out} => X6 \text{ out},
                                 X7 \text{ out} => X7 \text{ out},
                                 X8 \text{ out} => X8 \text{ out},
                                 X9 \text{ out} => X9 \text{ out},
                                 X10_out \Rightarrow X10_out
                                 X11 \text{ out} \Rightarrow X11 \text{ out}
                                 X12 \text{ out} \Rightarrow X12 \text{ out}
                                 X13 \text{ out} \Rightarrow X13 \text{ out},
                                 X14 \text{ out} \Rightarrow X14 \text{ out},
                                 X15 \text{ out} \Rightarrow X15 \text{ out},
                                 X16 \text{ out} \Rightarrow X16 \text{ out},
                                 X17 \text{ out} \Rightarrow X17 \text{ out},
                                 X18 \text{ out} \Rightarrow X18 \text{ out},
                                 X19 \text{ out} => X19 \text{ out},
                                 X20 \text{ out} \Rightarrow X20 \text{ out},
                                 X21 \text{ out} \Rightarrow X21 \text{ out}
                                 X22 \text{ out} \Rightarrow X22 \text{ out},
                                 X23 \text{ out} \Rightarrow X23 \text{ out},
                                 X24 out => X24_out,
                                 X25 \text{ out} \Rightarrow X25_\text{out},
                                 X26 \text{ out} \Rightarrow X26 \text{ out}
                                 X27 \text{ out} \Rightarrow X27 \text{ out},
                                 X28 \text{ out} \Rightarrow X28 \text{ out},
                                 X29 \text{ out} \Rightarrow X29 \text{ out},
                                 X30 \text{ out} \Rightarrow X30 \text{ out},
                                 X31 \text{ out} \Rightarrow X31 \text{ out}
                                 );
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
use IEEE.std logic unsigned.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity text screen gen is
  Port (clk: in STD LOGIC;
      clr: in STD LOGIC;
      btn: in STD LOGIC VECTOR (2 downto 0);
     ascii: in STD LOGIC VECTOR (6 downto 0);
      vidon: in STD LOGIC;
      hc: in STD LOGIC VECTOR (9 downto 0);
      vc: in STD_LOGIC_VECTOR (9 downto 0);
     text rgb: out STD LOGIC VECTOR (2 downto 0));
end text screen gen;
architecture Behavioral of text screen gen is
component pulse generator
  Port (clk: in STD LOGIC;
      clr: in STD LOGIC;
      d: in STD LOGIC:
      q: out STD LOGIC);
end component;
component fonts
PORT (
  clka: IN STD LOGIC;
  addra: IN STD LOGIC VECTOR(11 DOWNTO 0);
  douta: OUT STD LOGIC VECTOR(7 DOWNTO 0)
);
END component;
component tile memory4096x8
PORT (
```

```
a: IN STD LOGIC VECTOR(11 DOWNTO 0);
  d: IN STD LOGIC VECTOR(7 DOWNTO 0);
  dpra: IN STD LOGIC VECTOR(11 DOWNTO 0);
  clk: IN STD LOGIC;
  we: IN STD LOGIC;
  dpo: OUT STD LOGIC VECTOR(7 DOWNTO 0)
END component;
component block tile memory 4096x8
PORT (
  clka: IN STD LOGIC:
  wea: IN STD LOGIC VECTOR(0 DOWNTO 0);
  addra: IN STD LOGIC VECTOR(11 DOWNTO 0);
  dina: IN STD LOGIC VECTOR(7 DOWNTO 0);
  clkb: IN STD LOGIC;
  addrb: IN STD LOGIC VECTOR(11 DOWNTO 0);
  doutb: OUT STD LOGIC VECTOR(7 DOWNTO 0)
);
END component;
component nbitregister
generic(N:integer := 4);
Port (load: in std logic;
    clk: in std logic;
    clr: in std logic;
    d: in std logic vector (N-1 downto 0);
    q: out std logic vector (N-1 downto 0));
end component;
  -- font ROM
  signal char addr: std logic vector (6 downto 0);
  signal rom addr: std logic vector (10 downto 0);
  signal row addr: std logic vector (3 downto 0);
  signal bit addr: std logic vector (2 downto 0);
  signal font word: std logic vector (7 downto 0);
  signal font bit: std logic;
  -- tile memory
  signal we: std logic;
  signal addr r, addr w: std logic vector (11 downto 0);
  signal din, dout : std logic vector (6 downto 0);
  -- 80x30 character map
  constant hc max : integer := 80;
  constant vc max : integer := 30;
  -- cursor
  signal cur hc reg, cur hc next: std logic vector (6 downto 0);
```

```
signal cur vc reg, cur vc next : std logic vector (4 downto 0);
  signal btn0 tick, btn1 tick: std logic;
  signal cursor on : std logic;
  -- delayed hc and vc
  signal hc1 reg, vc1 reg: std logic vector (9 downto 0);
  signal hc2 reg, vc2 reg : std logic vector (9 downto 0);
  -- object output signals
  signal font rgb, font rev rgb: std logic vector (2 downto 0);
  -- cursor intermediate signals
  signal dout_sig : std logic vector (7 downto 0);
  signal wea: std logic vector (0 downto 0);
begin
btn0pulse : pulse generator port map (clk => clk,
                         clr => clr,
                         d \Rightarrow btn(0),
                         q => btn0 tick);
btn1pulse : pulse_generator port map (clk => clk,
                         clr => clr.
                         d \Rightarrow btn(1),
                         q => btn1 tick);
fontrom: fonts port map (clka => clk,
                 addra => '0' & rom addr,
                 douta => font word);
tileram: tile memory4096x8 port map (a => addr w,
                         d = > '0' \& din,
                         dpra => addr r,
                         clk => clk,
                         we => we.
                         dpo => dout sig);
dout <= dout sig (6 downto 0);
cursorx : nbitregister generic map (N => 7)
               port map (clk => clk,
                      clr => clr
                      load => '1'
                      d => cur_hc next,
                      q => cur hc reg);
cursory: nbitregister generic map (N => 5)
```

```
port map (clk => clk,
                        clr => clr,
                        load => '1'
                        d => cur vc next,
                        q => cur vc reg);
hc1 delay: nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr
                          load => '1'
                          d => hc
                          q => hc1 reg);
hc2 delay: nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr
                          load = > '1'
                          d \Rightarrow hc1 reg
                          q => hc2 reg);
vc1_{delay}: nbitregister generic map (N => 10)
                  port map (clk => clk,
                          clr => clr,
                          load = > '1'
                          d \Rightarrow vc
                          q \Rightarrow vc1 reg);
vc2_delay : nbitregister generic map (N \Rightarrow 10)
                  port map (clk => clk,
                          clr => clr
                          load = > '1',
                          d \Rightarrow vc1 reg
                          q \Rightarrow vc2 reg);
-- tile memory write
addr w <= cur vc reg & cur hc reg;
we \le btn(2);
din <= ascii;
-- tile mrmory read
addr r \le vc(8 \text{ downto } 4) \& hc(9 \text{ downto } 3);
char addr <= dout;
-- font ROM
row addr \leq= vc(3 downto 0);
rom addr <= char addr & row addr;
```

```
bit addr \le hc2 reg(2 downto 0);
font bit <= font word(to integer(unsigned((not bit addr))));
-- new cursor position
--cur hc next \leq (others => '0') when btn0 tick = '1' and cur hc reg = (hc max - 1);
cur hc next <= (others => '0') when btn0 tick = '1' and cur hc reg = "1001111" else
          cur hc reg + 1 when btn0 tick = '1' else
          cur hc reg;
cur vc next <= (others => '0') when btn1 tick = '1' and cur vc reg = "11101" else
          cur vc reg + 1 when btn1 tick = '1' else
          cur vc reg;
-- green over black and reversed for video for cursor, I have no idea what this means
font rgb <= "111" when font bit = '1' else
       "000";
font rev rgb \leq= "000" when font bit = '1' else
       "111":
cursor on \leq '1' when vc2 reg(8 downto 4) = cur vc reg and hc2 reg(9 downto 3) =
cur_hc_reg else
       '0':
-- RGB mux circuit
process(vidon, cursor on, font rgb, font rev rgb)
begin
  if vidon = '0' then
    text rgb <= "000"; -- blank
  else
    if cursor on = '1' then
       text rgb <= font rev rgb;
    else
       text rgb <= font rgb;
    end if;
  end if;
end process;
end Behavioral;
```

9. Keyboard Serial Communication to ASCII "Keyboard to ASCII.vhd"

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Keyboard to ASCII is
       port (resetn, clock: in std logic;
                       ps2c, ps2d: in std logic;
                       DOUT: out std logic vector (7 downto 0);
                       done: out std logic);
end Keyboard to ASCII;
architecture Behavioral of Keyboard to ASCII is
component my ps2keyboard
       port (resetn, clock: in std logic;
                       ps2c, ps2d: in std logic;
                       DOUT: out std logic vector (7 downto 0);
                       done: out std logic);
end component;
component ScanCode to ASCII Decoder
  Port (
    ScanCode: in STD LOGIC VECTOR (7 downto 0);
    ASCII : out STD LOGIC VECTOR (7 downto 0)
end component;
component pulse generator
  Port (clk: in STD LOGIC;
      clr: in STD LOGIC;
      d: in STD LOGIC;
      q : out STD LOGIC);
end component;
signal done sig, clr: std logic;
signal ascii: std logic vector (7 downto 0);
begin
clr \le not(resetn);
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Assembler RISC is
  Port (clk: in STD LOGIC;
      clr: in STD LOGIC;
      d: in std logic vector (7 downto 0);
      enqueue: in STD LOGIC;
      enter: in std logic;
      machine code: out std logic vector (31 downto 0);
      errorstate: out std logic;
      errortype: out std logic;
      done: out std logic
      );
end Assembler RISC;
architecture Behavioral of Assembler RISC is
component module fifo regs no flags
 generic (
  g WIDTH: natural:= 8;
  g DEPTH: integer:= 32
  );
 port (
  i rst sync : in std logic;
  i clk : in std logic;
  -- FIFO Write Interface
  i wr en : in std logic;
  i wr data: in std logic vector(g WIDTH-1 downto 0);
  o full : out std logic;
  -- FIFO Read Interface
  i rd en : in std logic;
  o rd data: out std logic vector(g WIDTH-1 downto 0);
  o empty: out std logic
  );
end component;
```

```
component Assembler CTRL
  Port (clk: in STD LOGIC;
      clr: in STD LOGIC;
      enter: in STD LOGIC:
      Instruct load: out STD LOGIC VECTOR (3 downto 0);
      instruction type: in std logic vector (2 downto 0);
      opcode: in std logic vector (6 downto 0):
      ascii in : in std logic vector (7 downto 0);
      dequeue : out STD LOGIC;
      errortype: out std logic;
      errorstate: out std logic;
      Rd vector, Ro vector, Rs vector: out std logic vector (4 downto 0);
      immed mem sel: out std logic vector (2 downto 0);
      Immediate Memory: out std logic vector (11 downto 0);
      machine code load: out std logic;
      line finish: out std logic;
      prom code load: out std logic
      );
end component;
component nbitregister
 generic(N:integer);
 Port (load: in std logic;
    clk: in std logic;
    clr: in std logic;
    d: in std logic vector (N-1 downto 0);
    q: out std logic vector (N-1 downto 0));
end component;
component ASCIItoOpcodeDecoder
  Port (ASCII: in STD LOGIC VECTOR (31 downto 0);
      opcode: out std logic vector (6 downto 0));
end component;
component Instruction Type Decoder
  Port (opcode: in STD_LOGIC_VECTOR (6 downto 0);
      instruction type: out STD LOGIC VECTOR (2 downto 0));
end component;
constant width: natural := 8;
constant depth: integer := 80;
-- Signals
signal dequeue, machine code load, line finish, CTRL clr, prom code load : std logic;
signal instruction type, immed mem sel: std logic vector (2 downto 0);
signal instruct load: std logic vector (3 downto 0);
signal Rd vector, Ro vector, Rs vector: std logic vector (4 downto 0);
signal opcode : std logic vector (6 downto 0);
signal queueout : std logic vector (7 downto 0);
```

```
signal Immediate Memory: std logic vector (11 downto 0);
signal instructions, decoderin, machine code sig: std logic vector (31 downto 0);
begin
queue: module fifo regs no flags generic map (g width => width,
                            g depth => depth)
                     port map (i rst sync => CTRL CLR,
                            i clk => clk
                            i wr en => enqueue,
                            i wr data => d,
                            o full => open,
                            i rd en => dequeue,
                            o rd data => queueout,
                            o empty \Rightarrow open);
CTRL: Assembler CTRL port map (clk => clk,
                  clr => CTRL CLR,
                  enter => enter,
                  Instruct load => instruct load,
                  instruction type => instruction type,
                  ascii in => queueout,
                  dequeue => dequeue,
                  opcode => opcode,
                  errortype => errortype,
                  errorstate => errorstate,
                  Rd vector => Rd vector,
                  Ro vector => Ro vector,
                  Rs vector => Rs vector,
                  immed mem sel => immed mem sel,
                  Immediate Memory => Immediate Memory,
                  machine code load => machine code load,
                  line finish => line finish,
                  prom code load => prom_code_load);
CTRL CLR <= clr or line finish;
done <= prom code load;
instruct1reg : nbitregister generic map (N \Rightarrow 8)
                port map (clk => clk,
                       clr => CTRL CLR,
                       d => queueout,
                       q => instructions(31 downto 24),
                       load => instruct load(0));
instruct2reg : nbitregister generic map (N => 8)
                port map (clk => clk,
                       clr => CTRL CLR,
                       d => queueout,
                       q => instructions(23 downto 16),
```

```
load => instruct load(1));
instruct3reg : nbitregister generic map (N => 8)
                port map (clk => clk,
                       clr => CTRL CLR,
                       d => queueout,
                       q => instructions(15 downto 8),
                       load => instruct load(2));
instruct4reg : nbitregister generic map (N => 8)
                port map (clk => clk,
                       clr => CTRL CLR,
                       d => queueout,
                       q => instructions(7 downto 0),
                       load => instruct load(3));
asciitoopcode decoder: ASCIItoOpcodeDecoder port map (ASCII => instructions,
                                 opcode => opcode);
instructiontype decoder: instruction type decoder port map (opcode => opcode,
                                   instruction type => instruction type);
machine code sig <= "0000000" & Ro vector & Rs vector & "000" & Rd vector & opcode when
instruction type = "000" else
           Immediate Memory & Rs vector & immed_mem_sel & Rd_vector & opcode when
instruction type = "001" else
           Immediate Memory & Ro vector & "000" & "11111" & opcode when instruction type =
"010" else
           Immediate Memory & "11111" & "001" & "11111" & opcode when instruction type =
"011" else
           x"00000000";
machine code reg: nbitregister generic map (N \Rightarrow 32)
                  port map (clk => clk,
                         clr => clr.
                          d => machine code_sig,
                          q => machine code,
                          load => machine code load);
end Behavioral;
```