ADD											Add Wo	<mark>ord</mark>
31 26	25	21	20	16	15		11	10	6	5	0	
SPECIAL	rs		rt			rd			0		ADD	
$0\ 0\ 0\ 0\ 0\ 0$								0 0	000	1	00000	
6	5		5			5			5	•	6	

Format: ADD rd, rs, rt MIPS I

Purpose: To add 32-bit integers. If overflow occurs, then trap.

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR rd.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
\label{eq:continuous_series} \begin{split} &\text{if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endifted temp $\leftarrow$GPR[rs] + GPR[rt]$ & if (32_bit_arithmetic_overflow) then & SignalException(IntegerOverflow) & else & & GPR[rd] $\leftarrow$sign_extend(temp_{31..0})$ & endif \end{split}
```

Exceptions:

Integer Overflow

Programming Notes:

ADDU performs the same arithmetic operation but, does not trap on overflow.

Add Immediate Word



31 26	25 21	20 16	15 0
ADDI 0 0 1 0 0 0	rs	rt	immediate
6	5	5	16

Format: ADDI rt, rs, immediate MIPS I

Purpose: To add a constant to a 32-bit integer. If overflow occurs, then trap.

Description: $rt \leftarrow rs + immediate$

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* to produce a 32-bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rt*.

Restrictions:

On 64-bit processors, if GPR *rs* does not contain a sign-extended 32-bit value (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
if (NotWordValue(GPR[rs])) then UndefinedResult() endif
temp ←GPR[rs] + sign_extend(immediate)
if (32_bit_arithmetic_overflow) then
    SignalException(IntegerOverflow)
else
    GPR[rt] ←sign_extend(temp<sub>31..0</sub>)
endif
```

Exceptions:

Integer Overflow

Programming Notes:

ADDIU performs the same arithmetic operation but, does not trap on overflow.

<mark>Add Unsign</mark>	ed Word						<u>ADDU</u>	
31 2	6 25	21 20	16	15	11 10	6	5	0
SPECIAL 0 0 0 0 0 0			rt	rd	0	0 0 0 0	ADDU 1 0 0 0 0 1	
6	5	'	5	5		5	6	_

Format: ADDU rd, rs, rt MIPS I

Purpose: To add 32-bit integers.

Description: $rd \leftarrow rs + rt$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:


if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endiftemp \leftarrow GPR[rs] + GPR[rt] GPR[rd] \leftarrow sign_extend(temp_{31..0})

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.



Format: AND rd, rs, rt MIPS I

Purpose: To do a bitwise logical AND.

Description: $rd \leftarrow rs AND rt$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs]$ and GPR[rt]

Exceptions:

And Immediate ANDI

31 26	25 21	20 16	15 0
ANDI 0 0 1 1 0 0	rs	rt	immediate
6	5	5	16

Format: ANDI rt, rs, immediate MIPS I

Purpose: To do a bitwise logical AND with a constant.

Description: $rt \leftarrow rs AND immediate$

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical AND operation. The result is placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow zero_extend(immediate)$ and GPR[rs]

Exceptions:

BEQ Branch on Equal

31 26	25 21	20 16	15 0
BEQ 000100	rs	rt	offset
6	5	5	16

Format: BEQ rs, rt, offset MIPS I

Purpose: To compare GPRs then do a PC-relative conditional branch.

Description: if (rs = rt) then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:

```
 \begin{split} \text{I:} & \quad \mathsf{tgt\_offset} \leftarrow \mathsf{sign\_extend}(\mathsf{offset} \mid\mid 0^2) \\ & \quad \mathsf{condition} \leftarrow (\mathsf{GPR[rs]} = \mathsf{GPR[rt]}) \\ \text{I+1:} & \quad \mathsf{if} & \quad \mathsf{condition} & \quad \mathsf{then} \\ & \quad \mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{tgt\_offset} \\ & \quad \mathsf{endif} \\ \end{aligned}
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.

BNE

Branch on Not Equal

31 26	25 21	20 16	15 0
BNE 0 0 0 1 0 1	rs	rt	offset
6	5	5	16

Format: BNE rs, rt, offset MIPS I

Purpose: To compare GPRs then do a PC-relative conditional branch.

Description: if $(rs \neq rt)$ then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (**not** the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

None

Operation:


```
 \begin{split} \text{I:} & & tgt\_offset \leftarrow sign\_extend(offset \mid\mid 0^2) \\ & & condition \leftarrow & (GPR[rs] \neq GPR[rt]) \\ \text{I+1:} & \text{if condition then} \\ & & PC \leftarrow PC + tgt\_offset \\ & end if \\ \end{split}
```

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to more distant addresses.



Format: J target MIPS I

Purpose: To branch within the current 256 MB aligned region.

Description:

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the <code>instr_index</code> field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (**not** the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

Ţ.

I+1: PC \leftarrow PC_{GPRLEN..28} || instr_index || 0^2

Exceptions:


None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.

Jump And Link
31 26 25 0



Format: JAL target MIPS I

Purpose: To procedure call within the current 256 MB aligned region.

Description:

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB aligned region. The low 28 bits of the target address is the <code>instr_index</code> field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (**not** the branch itself).

Jump to the effective target address. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

None

Operation:

I: GPR[31] \leftarrow PC + 8 I+1: PC \leftarrow PC_{GPRI FN_28} || instr_index || 0²

Exceptions:

None

Programming Notes:

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the branch instruction is in the last word of a 256 MB region and can therefore only branch to the following 256 MB region containing the branch delay slot.

JALR Jump And Link Register 31 26 25 21 20 16 15 11 10 6 5 0 **SPECIAL** rd JALR rs 00000 00000 00000 001001 6 5 5 5 5 6

Format: JALR rs (rd = 31 implied)

Format: JALR rd, rs MIPS I

Purpose: To procedure call to an instruction address in a register.

Description: $rd \leftarrow return_addr$, $PC \leftarrow rs$

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution would continue after a procedure call.

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is undefined. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

Operation:

I: temp \leftarrow GPR[rs] GPR[rd] \leftarrow PC + 8

I+1: PC ← temp

Exceptions:

None

Programming Notes:

This is the only branch-and-link instruction that can select a register for the return link; all other link instructions use GPR 31 The default register for *GPR rd*, if omitted in the assembly language instruction, is GPR 31.

15

Format: JR rs MIPS I

Purpose: To branch to an instruction address in a register.

5

Description: $PC \leftarrow rs$

6

Jump to the effective target address in GPR *rs*. Execute the instruction following the jump, in the branch delay slot, before jumping.

Restrictions:

The effective target address in GPR *rs* must be naturally aligned. If either of the two least-significant bits are not -zero, then an Address Error exception occurs, not for the jump instruction, but when the branch target is subsequently fetched as an instruction.

Operation:

 $I{:}\quad temp \leftarrow \mathsf{GPR}[rs]$

 $\textbf{I+1: PC} \leftarrow \text{ temp}$

Exceptions:

None

6



1	n	a	ŀ	R	V	te

31	26	25	21	20	16	15 0
	_B 0 0 0 0	base		rt		offset
	6	5		5	•	16

Format: LB rt, offset(base) MIPS I

Purpose: To load a byte from memory as a signed value.

Description: rt ← memory[base+offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{(pAddr, uncached)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{(PSIZE-1)...2}} \parallel \text{(pAddr}_{1...0} \text{ xor ReverseEndian}^2\text{)} \\ \text{memword} \leftarrow \text{LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{sign\_extend(memword}_{7+8*byte..8*byte}\text{)} \end{array}
```

Operation: 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...3} || (p A d d r_{2...0} \ xor \ ReverseEndian^3) \\ mem d o u b le \leftarrow Load Memory (uncached, BYTE, p A d d r, v A d d r, D A T A) \\ b y t e \leftarrow v A d d r_{2...0} \ xor \ BigEndian CPU^3 \\ GPR[rt] \leftarrow sign\_extend(mem d o u b le_{7+8*byte...8*byte}) \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Address Error

Load Byte Unsigned



31 26	25 21	20 16	15 0
LBU 100100	base	rt	offset
6	5	5	16

Format: LBU rt, offset(base) MIPS I

Purpose: To load a byte from memory as an unsigned value.

Description: $rt \leftarrow memory[base+offset]$

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE}-1..2} \mid\mid (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{zero\_extend(memword}_{7+8^* \text{ byte}..8^* \text{ byte}}) \\ \end{array}
```

Operation: 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, uncached) \leftarrow A d d ressTranslation (v A d d r, D A T A, L O A D) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \mid\mid (p A d d r_{2..0} \ xor \ ReverseEndian^3) \\ mem d o u b l e \leftarrow Load Memory (uncached, BYTE, p A d d r, v A d d r, D A T A) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ BigEndian CPU^3 \\ GPR[rt] \leftarrow zero\_extend(mem d o u b l e_{7+8^*\ b y t e..8^*\ b y t e}) \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Address Error

Format:	LH rt, offset(base)	MIPS I

Purpose: To load a halfword from memory as a signed value.

5

Description: rt ← memory[base+offset]

5

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

16

Restrictions:

100001

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..2} \ || \ (p A d d r_{1..0} \ xor \ (ReverseEndian \ || \ 0)) \\ memword \leftarrow LoadMemory \ (uncached, \ H A L F W O R D, \ p A d d r, \ v A d d r, \ D A T A) \\ byte \leftarrow v A d d r_{1..0} \ xor \ (BigEndianCPU \ || \ 0) \\ GPR[rt] \leftarrow sign\_extend(memword_{15+8*bvte..8*bvte}) \\ \end{array}
```

Operation: 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \ || \ (p A d d r_{2..0} \ xor \ (ReverseEndian \ || \ 0)) \\ mem d o u b l e \leftarrow Load Memory \ (uncached, \ H A L F W O R D, \ p A d d r, \ v A d d r, \ D A T A) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ (BigEndian C P U^2 \ || \ 0) \\ G P R[rt] \leftarrow sign\_extend \ (mem d o u b l e_{15+8*byte..8*byte}) \\ \end{array}
```

Exceptions:

TLB Refill , TLB Invalid Bus Error Address Error



31 26	25 21	20 16	15 0
LHU 1 0 0 1 0 1	base	rt	offset
6	5	5	16

Format: LHU rt, offset(base) MIPS I

Purpose: To load a halfword from memory as an unsigned value.

Description: rt ← memory[base+offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..2} \ || \ (p A d d r_{1..0} \ xor \ (ReverseEndian \ || \ 0)) \\ memword \leftarrow Load Memory \ (uncached, \ H A L F W O R D, \ p A d d r, \ v A d d r, \ D A T A) \\ byte \leftarrow v A d d r_{1..0} \ xor \ (BigEndian C P U \ || \ 0) \\ G P R[rt] \leftarrow zero\_extend \ (memword_{15+8*bvte..8*bvte}) \\ \end{array}
```

Operation: 64-bit processors

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ DATA, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \parallel (p A d d r_{2..0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ mem d o u b l e \leftarrow Load Memory \ (uncached, \ HALFWORD, \ p A d d r, \ v A d d r, \ DATA) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ GPR[rt] \leftarrow z e ro\_extend (mem d o u b l e_{15+8*byte..8*byte}) \\ \end{array}
```

Exceptions:

TLB Refill, TLB Invalid Address Error

Load Upper Immediate



31 26	25 21	20 16	15 0	
LUI 0 0 1 1 1 1	0 0 0 0 0	rt	immediate	
6	5	5	16	

Format: LUI rt, immediate MIPS I

Purpose: To load a constant into the upper half of a word.

Description: $rt \leftarrow immediate || 0^{16}$

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is sign-extended and placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow sign_extend(immediate || 0^{16})$

Exceptions:

LW

Load Word

31 26	25 21	20 16	15 0	
LW 100011	base	rt	offset	
6	5	5	16	

Format: LW rt, offset(base)

MIPS I

Purpose: To load a word from memory as a signed value.

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ LOAD) \\ memword \leftarrow LoadMemory (uncached, \ WORD, \ p A d d r, \ v A d d r, \ D A T A) \\ GPR[rt] \leftarrow memword \\ \end{array}$

Operation: 64-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ if (v A d d r_{1..0}) \neq 0^2 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1..3} \mid\mid (p A d d r_{2..0} \ xor \ (ReverseEndian \mid\mid 0^2)) \\ mem d o u b le \leftarrow Load Memory \ (uncached, \ WORD, \ p A d d r, \ v A d d r, \ D A T A) \\ b y t e \leftarrow v A d d r_{2..0} \ xor \ (BigEndian CPU \mid\mid 0^2) \\ GPR[rt] \leftarrow sign_extend(mem d o u b le_{31+8*byte..8*byte}) \\ \end{array}$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error



31 26	25 21	20 16	15 0	
LWU 1 0 0 1 1 1	base	rt	offset	
6	5	5	16	

Format: LWU rt, offset(base) MIPS III

Purpose: To load a word from memory as an unsigned value.

Description: rt ← memory[base+offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 64-bit processors

$$\begin{split} \text{vAddr} \leftarrow \text{sign_extend}(\text{offset}) + \text{GPR[base]} \\ \text{if } (\text{vAddr}_{1..0}) \neq 0^2 \text{ then SignalException}(\text{AddressError}) \text{ endif} \\ (\text{pAddr, uncached}) \leftarrow \text{AddressTranslation} \text{ (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..3}} \parallel \text{ (pAddr}_{2..0} \text{ xor (ReverseEndian} \parallel 0^2))} \\ \text{memdouble} \leftarrow \text{LoadMemory (uncached, WORD, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{2..0} \text{ xor (BigEndianCPU} \parallel 0^2)} \\ \text{GPR[rt]} \leftarrow 0^{32} \parallel \text{memdouble}_{31+8^*\text{byte.}.8^*\text{byte}} \end{split}$$

Exceptions:

TLB Refill, TLB Invalid Bus Error Address Error Reserved Instruction Not Or NOR

31 26	25	21	20 1	6 15	11 10	6	5	0
SPECIAL 0 0 0 0 0 0		rs	rt	rd	0 0	0 0 0 0	NOR 100111	
6	'	5	5	5	. ;	 5	6	

Format: NOR rd, rs, rt MIPS I

Purpose: To do a bitwise logical NOT OR.

Description: $rd \leftarrow rs NOR rt$

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical NOR operation. The result is placed into GPR *rd*.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs] \text{ nor } GPR[rt]$

Exceptions:

OR															<u>Or</u>
31	26	25		21	20	16	15		11	10	6	5		0	
SPE 0 0 0	CIAL 0 0 0		rs		rt			rd		0 0 0	000	1 (OR 0 0 1 0 1		
	6		5		5			5		5			6		

Format: OR rd, rs, rt MIPS I

Purpose: To do a bitwise logical OR.

Description: $rd \leftarrow rs OR rt$

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical OR operation. The result is placed into GPR rd.

Restrictions:

None

Operation:

 $GPR[rd] \leftarrow GPR[rs]$ or GPR[rt]

Exceptions:

Or Immediate



31 26	25 21	20 16	15 0	
ORI 0 0 1 1 0 1	rs	rt	immediate	
6	5	5	16	

Format: ORI rt, rs, immediate MIPS I

Purpose: To do a bitwise logical OR with a constant.

Description: $rd \leftarrow rs OR immediate$

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical OR operation. The result is placed into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow zero_extend(immediate) or <math>GPR[rs]$

Exceptions:

Store Byte SB

31 26	25 21	20 16	15 0
SB 101000	base	rt	offset
6	5	5	16

Format: SB rt, offset(base) MIPS I

Purpose: To store a byte to memory.

Description: memory[base+offset] ← rt

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

None

Operation: 32-bit processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor ReverseEndian<sup>2</sup>) byte \leftarrow vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup> dataword \leftarrow GPR[rt]<sub>31-8*byte...0</sub> || 0<sup>8*byte</sup> StoreMemory (uncached, BYTE, dataword, pAddr, vAddr, DATA)
```

Operation: 64-bit processors

```
vAddr \leftarrow sign_extend(offset) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr<sub>PSIZE-1..3</sub> || (pAddr<sub>2..0</sub> xor ReverseEndian<sup>3</sup>) byte \leftarrow vAddr<sub>2..0</sub> xor BigEndianCPU<sup>3</sup> datadouble \leftarrow GPR[rt]<sub>63-8*byte..0</sub> || 0<sup>8*byte</sup> StoreMemory (uncached, BYTE, datadouble, pAddr, vAddr, DATA)
```

Exceptions:

TLB Refill, TLB Invalid TLB Modified Bus Error Address Error Store Halfword SH

31 26	25 21	20 16	15 0
SH 101001	base	rt	offset
6	5	5	16

Format: SH rt, offset(base) MIPS I

Purpose: To store a halfword to memory.

Description: memory[base+offset] ← rt

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

MIPS IV: The low-order bit of the *offset* field must be zero. If it is not, the result of the instruction is undefined.

Operation: 32-bit processors

 $\begin{array}{l} v A d d r \leftarrow sign_extend(offset) + GPR[base] \\ if (v A d d r_0) \neq 0 \ then \ SignalException(AddressError) \ end if \\ (p A d d r, \ uncached) \leftarrow A d d ressTranslation (v A d d r, \ D A T A, \ S T O R E) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...2} \mid (p A d d r_{1...0} \ xor \ (ReverseEndian \mid\mid 0)) \\ b y t e \leftarrow v A d d r_{1...0} \ xor \ (BigEndian C P U \mid\mid 0) \\ d a t a word \leftarrow G P R[rt]_{31-8*byte...0} \mid\mid 0^{8*byte} \\ S t o r e Memory \ (uncached, \ H A L F W O R D, \ dataword, \ p A d d r, \ v A d d r, \ D A T A) \\ \end{array}$

Operation: 64-bit processors

vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr₀) \neq 0 then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian² || 0)) byte \leftarrow vAddr_{2..0} xor (BigEndianCPU² || 0) datadouble \leftarrow GPR[rt]_{63-8*byte..0} || 0^{8*byte} StoreMemory (uncached, HALFWORD, datadouble, pAddr, vAddr, DATA)

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error

Shift Word Left Logical 31 26 25 21 20 16 15 11 10 6 5 0 0 SLL 000000 **SPECIAL** rt rd sa 00000 00000 5 5 6 5 5 6

Format: SLL rd, rt, sa MIPS I

Purpose: To left shift a word by a fixed number of bits.

Description: $rd \leftarrow rt \ll sa$

The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeroes into the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by sa. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

None

Operation:

```
s \leftarrow sa
temp \leftarrow GPR[rt]<sub>(31-s)..0</sub> || 0<sup>s</sup>
GPR[rd]\leftarrow sign_extend(temp)
```

Exceptions:

None

Programming Notes:

Unlike nearly all other word operations the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign extends it.

Some assemblers, particularly 32-bit assemblers, treat this instruction with a shift amount of zero as a NOP and either delete it or replace it with an actual NOP.

Shift Word Left Logical Variable



31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SLLV 000100
6	5	5	5	5	6

Format: SLLV rd, rt, rs MIPS I

Purpose: To left shift a word by a variable number of bits.

Description: $rd \leftarrow rt \ll rs$

The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeroes into the emptied bits; the result word is placed in GPR rd. The bit shift count is specified by the low-order five bits of GPR rs. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

None

Operation:



 $\begin{array}{ll} s & \leftarrow \mathsf{GP[rs]_{4..0}} \\ \mathsf{temp} & \leftarrow \mathsf{GPR[rt]_{(31-s)..0}} \parallel 0^s \\ \mathsf{GPR[rd]} \leftarrow \mathsf{sign_extend(temp)} \end{array}$

Exceptions:

None

Programming Notes:

Unlike nearly all other word operations the input operand does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign extended into a 64-bit destination register; this instruction with a zero shift amount truncates a 64-bit value to 32 bits and sign extends it.

Some assemblers, particularly 32-bit assemblers, treat this instruction with a shift amount of zero as a NOP and either delete it or replace it with an actual NOP.

SLT									S	et C	n Less Th	an
31	26	25	21	20	16	15	11	10	6	5	0	
SPE		rs		rt			rd	000	0	1	SLT 0 1 0 1 0	
6	6	5		5			5		5		6	

Format: SLT rd, rs, rt MIPS I

Purpose: To record the result of a less-than comparison.

Description: $rd \leftarrow (rs < rt)$

Compare the contents of GPR *rs* and GPR *rt* as signed integers and record the Boolean result of the comparison in GPR *rd*. If GPR *rs* is less than GPR *rt* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
\begin{aligned} &\text{if GPR[rs]} < \text{GPR[rt] then} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} \parallel 1 \\ &\text{else} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ &\text{endif} \end{aligned}
```

Exceptions:

Set on Less Than Immediate



31 26	25 21	20 16	15 0	
SLTI 001010	rs	rt	immediate	
6	5	5	16	

Format: SLTI rt, rs, immediate MIPS I

Purpose: To record the result of a less-than comparison with a constant.

Description: $rt \leftarrow (rs < immediate)$

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers and record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate* the result is 1 (true), otherwise 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

Restrictions:

None

Operation:

```
\begin{split} &\text{if GPR[rs]} < \text{sign\_extend(immediate) then} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN-1}} || \ 1 \\ &\text{else} \\ &\text{GPR[rd]} \leftarrow 0^{\text{GPRLEN}} \\ &\text{endif} \end{split}
```

Exceptions:

Shift Word Right Arithmetic 31 26 25 21 20 16 15 11 10 6 5 0 SRA 000011 **SPECIAL** $\begin{smallmatrix}&&0\\0&0&0&0&0\end{smallmatrix}$ rt rd sa $0\,\bar{0}\,0\,0\,0\,0$ 5 5 5 5 6 6

Format: SRA rd, rt, sa MIPS I

Purpose: To arithmetic right shift a word by a fixed number of bits.

Description: rd ← rt >> sa (arithmetic)

The contents of the low-order 32-bit word of GPR rt are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by sa. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

if (NotWordValue(GPR[rt])) then UndefinedResult() endif s ← sa

temp \leftarrow (GPR[rt]₃₁)^s || GPR[rt]_{31..s} GPR[rd] \leftarrow sign_extend(temp)

Exceptions:

Shift Word Right Arithmetic Variable



31 26	25	21	20 1	6 15	11	10	6	5	0
SPECIAL 0 0 0 0 0 0	rs		rt		rd	0 0 0 0	0	SRAV 0 0 0 1 1 1	
6	5		5		5	5		6	

Format: SRAV rd, rt, rs MIPS I

Purpose: To arithmetic right shift a word by a variable number of bits.

Description: $rd \leftarrow rt >> rs$ (arithmetic)

The contents of the low-order 32-bit word of GPR rt are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by the low-order five bits of GPR rs. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

 $\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif s} & \leftarrow \text{GPR[rs]}_{4..0} \\ \text{temp} & \leftarrow (\text{GPR[rt]}_{31})^s \mid\mid \text{GPR[rt]}_{31..s} \\ \text{GPR[rd]} \leftarrow \text{sign_extend(temp)} \end{array}$

Exceptions:

SRL **Shift Word Right Logical** 31 26 25 21 20 16 15 11 10 6 5 0 SRL 000010 **SPECIAL** rt rd sa 00000 $0\,\bar{0}\,0\,0\,0\,0$ 5 5 5 6 5 6

Format: SRL rd, rt, sa MIPS I

Purpose: To logical right shift a word by a fixed number of bits.

Description: $rd \leftarrow rt \gg sa$ (logical)

The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by sa. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

if (NotWordValue(GPR[rt])) then UndefinedResult() endif

s ← sa

temp $\leftarrow 0^{\text{s}} \parallel \text{GPR[rt]}_{31..\text{s}}$

GPR[rd]← sign_extend(temp)

Exceptions:

Shift Word Right Logical Variable



31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SRLV 0 0 0 1 1 0
6	5	5	5	5	6

Format: SRLV rd, rt, rs MIPS I

Purpose: To logical right shift a word by a variable number of bits.

Description: $rd \leftarrow rt \gg rs$ (logical)

The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR rd. The bit shift count is specified by the low-order five bits of GPR rs. If rd is a 64-bit register, the result word is sign-extended.

Restrictions:

On 64-bit processors, if GPR *rt* does not contain a sign-extended 32-bit value (bits 63..31 equal) then the result of the operation is undefined.

Operation:

 $\begin{array}{ll} \text{if (NotWordValue(GPR[rt])) then UndefinedResult() endif} \\ s & \leftarrow \text{GPR[rs]}_{4..0} \\ \text{temp} & \leftarrow 0^s \mid\mid \text{GPR[rt]}_{31..s} \\ \text{GPR[rd]} \leftarrow \text{sign_extend(temp)} \end{array}$

Exceptions:

SUB												(Subtract W	ord
31	26	25	2	1 20		16	15		11	10	6	5	C)
SPE0			rs		rt			rd		0 0	0 0 0	1	SUB 0 0 0 1 0	
6	;		5	_	5			5			5	•	6	-

Format: SUB rd, rs, rt MIPS I

Purpose: To subtract 32-bit integers. If overflow occurs, then trap.

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR rt is subtracted from the 32-bit value in GPR rs to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR rd.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

```
\label{eq:continuous_section} \begin{split} &\text{if } (\text{NotWordValue}(\text{GPR}[\text{rs}]) \text{ or } \text{NotWordValue}(\text{GPR}[\text{rt}])) \text{ then } \text{UndefinedResult}() \text{ endift} \\ &\text{temp} \leftarrow \text{GPR}[\text{rs}] \text{ - GPR}[\text{rt}] \\ &\text{if } (32\_\text{bit\_arithmetic\_overflow}) \text{ then} \\ &\text{SignalException}(\text{IntegerOverflow}) \\ &\text{else} \\ &\text{GPR}[\text{rd}] \leftarrow \text{temp} \\ &\text{endif} \end{split}
```

Exceptions:

Integer Overflow

Programming Notes:

SUBU performs the same arithmetic operation but, does not trap on overflow.

Subtract Unsigned Word									S	UBU
31	26	25 2	21 20	16	15	11	10	6	5	0
	PECIAL 0 0 0 0 0	rs		rt	rd		0 0 0	0 0	1	SUBU 00011
6		5		5	5		5			6

Format: SUBU rd, rs, rt MIPS I

Purpose: To subtract 32-bit integers.

Description: $rd \leftarrow rs - rt$

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No integer overflow exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if either GPR *rt* or GPR *rs* do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endiftemp \leftarrow GPR[rs] - GPR[rt] GPR[rt] \leftarrow temp

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for arithmetic which is not signed, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as "C" language arithmetic.

Store Word

31 26	25 21	20 16	15 0
SW 101011	base	rt	offset
6	5	5	16

Format: SW rt, offset(base) MIPS I

Purpose: To store a word to memory.

Description: memory[base+offset] ← rt

The least-significant 32-bit word of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

MIPS IV: The low-order 2 bits of the *offset* field must be zero. If they are not, the result of the instruction is undefined.

Operation: 32-bit Processors

vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr_{1..0}) \neq 0² then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) dataword \leftarrow GPR[rt] StoreMemory (uncached, WORD, dataword, pAddr, vAddr, DATA)

Operation: 64-bit Processors

vAddr \leftarrow sign_extend(offset) + GPR[base] if (vAddr_{1..0}) \neq 0² then SignalException(AddressError) endif (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA, STORE) pAddr \leftarrow pAddr_{PSIZE-1..3} || (pAddr_{2..0} xor (ReverseEndian || 0²) byte \leftarrow vAddr_{2..0} xor (BigEndianCPU || 0²) datadouble \leftarrow GPR[rt]_{63-8*byte} || 0^{8*byte} StoreMemory (uncached, WORD, datadouble, pAddr, vAddr, DATA)

Exceptions:

TLB Refill, TLB Invalid TLB Modified Address Error

XOR	2											Exclusive O	R
31	26	25	2	1 20	16	15		11	10	6	5	0	
SPE:			rs		rt		rd		0 0 0	0 0		XOR 1 0 0 1 1 0	
6	3	•	5	_	5	•	5		5			6	

Format: XOR rd, rs, rt MIPS I

Purpose: To do a bitwise logical EXCLUSIVE OR.

 $\textbf{Description:} \quad \mathsf{rd} \leftarrow \mathsf{rs} \; \mathsf{XOR} \; \mathsf{rt}$

Combine the contents of GPR rs and GPR rt in a bitwise logical exclusive OR operation and place the result into GPR rd.

Restrictions:

None

Operation:

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow \mathsf{GPR}[\mathsf{rs}] \ \mathsf{xor} \ \mathsf{GPR}[\mathsf{rt}]$

Exceptions:

Exclusive OR Immediate



31 26	25 21	20 16	15 0	
XORI 0 0 1 1 1 0	rs	rt	immediate	
6	5	5	16	

Format: XORI rt, rs, immediate MIPS I

Purpose: To do a bitwise logical EXCLUSIVE OR with a constant.

Description: $rt \leftarrow rs XOR immediate$

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical exclusive OR operation and place the result into GPR *rt*.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow GPR[rs]$ xor zero_extend(immediate)

Exceptions: