

## **IP Core CORDIC**

Trabajo Final de Microarquitecturas y Softcores

Carrera de Especialización en Sistemas Embebidos

Autor: Ing. Lucas Pablo Meoli

Docente: Ing. Nicolás Álvarez




### Introducción

- CORDIC iterativo
- Diseño IP core
- Sistema base utilizando el IP CORDIC
- Prueba y validación del IP core




### **Funcionamiento**



$$x' = x \cos \theta - y \sin \theta$$
$$y' = y \cos \theta + x \sin \theta$$

Rotación de un vector



$$x' = \cos \theta (x - y \operatorname{tg} \theta)$$
$$y' = \cos \theta (y + x \operatorname{tg} \theta)$$

Pseudorotación de un vector



#### **Funcionamiento**

Restringiendo el valor de la tangente:


$$\operatorname{tg} \theta = \pm 2^{-i}, i \in \mathbb{N}$$


$$x_{i+1} = K_i (x_i - y_i d_i 2^{-i})$$
$$y_{i+1} = K_i (y_i + x_i d_i 2^{-i})$$

$$K_i = \cos \theta_i = \cos(\arctan 2^{-i}) = \frac{1}{\sqrt{1 + \lg^2 \theta_i}} = \frac{1}{\sqrt{1 + 2^{-2i}}}$$



# **Ecuaciones generales**





$$x_{i+1} = x_i - y_i d_i 2^{-i}$$

$$y_{i+1} = y_i + x_i d_i 2^{-i}$$


$$z_{i+1} = z_i - d_i \arctan(2^{-i})$$


$$d_i = \begin{cases} -1 & \text{, si } z_i < 0 \\ 1 & \text{, si } z_i \ge 0 \end{cases}$$




## Diseño

# Módulo principal CORDIC











# Diseño

Arquitectura iterativa








## **IP Core**



- Interfaz AXI slave
- Utilización de los 4 registros
- 3 puertos de salida
- Parámetro para determinar la cantidad de bits



#### Sistema base





# Tabla de recursos

Name 1	Slice LUTs (17600)	Slice Registers (35200)	Slice (4400)	LUT as Logic (17600)	LUT as Memory (6000)	LUT Flip Flop Pairs (17600)	Bonded IOB (100)	BUFGCTRL (32)	BSCANE2 (4)
∨ N cordic_VIO	6.14%	4.52%	10.41%	6.00%	0.40%	3.78%	1.00%	6.25%	25.00%
> Cordic_iterativa_inst (c	1.37%	0.35%	1.68%	1.37%	0.00%	0.45%	0.00%	0.00%	0.00%
> 1 dbg_hub (dbg_hub)	2.63%	2.05%	5.14%	2.49%	0.40%	1.69%	0.00%	3.13%	25.00%
> I vio_inst (vio_0)	2.14%	2.12%	4.11%	2.14%	0.00%	1.59%	0.00%	0.00%	0.00%

Name 1	Slice LUTs (17600)	Slice Registers (35200)	Slice (4400)	LUT as Logic (17600)	LUT as Memory (6000)	LUT Flip Flop Pairs (17600)	Bonded IOPADs (130)	BUFGCTRL (32)	BSCANE2 (4)
∨ N system_wrapper	7.67%	5.67%	13.34%	7.19%	1.40%	4.83%	100.00%	6.25%	25.00%
✓ I dbg_hub (dbg_hub)	2.63%	2.05%	5.25%	2.49%	0.40%	1.75%	0.00%	3.13%	25.00%
> I inst (xsdbm_v3_0_0_xsdbm)	2.63%	2.05%	5.25%	2.49%	0.40%	1.75%	0.00%	3.13%	25.00%
✓ ■ system_i (system)	5.04%	3.62%	8.32%	4.70%	1.00%	3.02%	0.00%	3.13%	0.00%
> <b>Cordic_iterativa_ip_0</b> (system_cordic_iterativa_ip_0_0)	1.55%	0.83%	2.20%	1.55%	0.00%	0.81%	0.00%	0.00%	0.00%
> I processing_system7_0 (system_processing_system7_0_0)	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	3.13%	0.00%
> I ps7_0_axi_periph (system_ps7_0_axi_periph_0)	1.92%	1.24%	2.98%	1.59%	0.98%	0.98%	0.00%	0.00%	0.00%
> rst_ps7_0_100M (system_rst_ps7_0_100M_0)	0.09%	0.09%	0.25%	0.09%	0.02%	0.08%	0.00%	0.00%	0.00%
> I vio_0 (system_vio_0_0)	1.48%	1.46%	3.30%	1.48%	0.00%	1.15%	0.00%	0.00%	0.00%




# Recorte aplicación en C


```
cordic.c \( \bar{\text{h}} \) cordic_iterativa_ip.h
system.hdf
               H system.mss
                                                                   h xil io.h
   #include "xparameters.h"
   #include "xil io.h"
   #include "cordic iterativa ip.h"
  int main (void)
      int i:
      xil printf("-- Start of the Program --\r\n");
      while (1)
         // output dip switches value on LED ip device
         CORDIC_ITERATIVA IP mWriteReg(XPAR CORDIC_ITERATIVA_IP_0 S00 AXI_BASEADDR, CORDIC_ITERATIVA_IP_S00 AXI_SLV_REG3_OFFSET, 0);
         CORDIC ITERATIVA IP mWriteReg(XPAR CORDIC ITERATIVA IP 0 S00 AXI BASEADDR, CORDIC ITERATIVA IP S00 AXI SLV REG0 OFFSET, 1000);
         CORDIC ITERATIVA IP mWriteReg(XPAR CORDIC ITERATIVA IP 0 S00 AXI BASEADDR, CORDIC ITERATIVA IP S00 AXI SLV REG1 OFFSET, 0);
         CORDIC ITERATIVA IP mWriteReg(XPAR CORDIC ITERATIVA IP 0 S00 AXI BASEADDR, CORDIC ITERATIVA IP S00 AXI SLV REG2 OFFSET, 32768);
         CORDIC ITERATIVA IP mWriteReg(XPAR CORDIC ITERATIVA IP 0 S00 AXI BASEADDR, CORDIC ITERATIVA IP S00 AXI SLV REG3 OFFSET, 1);
         for (i=0; i<9999999; i++);
         xil printf("-- Loop end --\r\n");
```



#### Prueba en FPGA



Rotación 60°







Rotación 45°

Rotación 90°



#### Prueba en FPGA





Rotación 135°

Rotación 180°

# iGracias! ¿Preguntas?