



# **CORDIC (COordinate Rotation Digital Computer)**

Trabajo Final de Circuitos Lógicos Programables

Carrera de Especialización en Sistemas Embebidos

Autor: Ing. Lucas Pablo Meoli


Docente: Ing. Nicolás Álvarez

# Introducción




- Algoritmo descrito por Jack E. Volder en 1959
- Iterativo
- Calcular funciones por medio de sumas y desplazamiento de bits
- Consiste en rotar un vector

# Funcionamiento



$$\begin{aligned}x' &= x \cos \theta - y \sin \theta \\y' &= y \cos \theta + x \sin \theta\end{aligned}$$

Rotación de un vector



$$\begin{aligned}x' &= \cos \theta (x - y \operatorname{tg} \theta) \\y' &= \cos \theta (y + x \operatorname{tg} \theta)\end{aligned}$$

Pseudorotación de un vector

# Funcionamiento



Restringiendo el valor de la tangente:  $\operatorname{tg} \theta = \pm 2^{-i}, i \in \mathbb{N}$

$$x_{i+1} = K_i (x_i - y_i d_i 2^{-i})$$

$$y_{i+1} = K_i (y_i + x_i d_i 2^{-i})$$

$$K_i = \cos \theta_i = \cos(\operatorname{arctg} 2^{-i}) = \frac{1}{\sqrt{1 + \operatorname{tg}^2 \theta_i}} = \frac{1}{\sqrt{1 + 2^{-2i}}}$$

## Ecuaciones generales




$$\begin{aligned}x_{i+1} &= x_i - y_i d_i 2^{-i} \\y_{i+1} &= y_i + x_i d_i 2^{-i} \\z_{i+1} &= z_i - d_i \arctg(2^{-i})\end{aligned}$$

$$d_i = \begin{cases} -1 & , si \ z_i < 0 \\ 1 & , si \ z_i \geq 0 \end{cases}$$

Rotación por pseudorotaciones

# Tabla de rotación

Iteración = i	$2^{(-i)}$	$\text{atan}(2^{(-i)})$	Decimal	Bits
0	1	$45^\circ$	32768	00100000000000000000
1	0.5	$26.56^\circ$	19344	000100101110010000
...	...	..	..	...
14	0.000061035	0.00349	3	00000000000000000011
15	0.000030517	0.001749	1	00000000000000000001



Recordatorio

$$x_{i+1} = x_i - y_i d_i 2^{-i}$$


$$y_{i+1} = y_i + x_i d_i 2^{-i}$$

$$z_{i+1} = z_i - d_i \arctan(2^{-i})$$

$$x_{i+1} = x_i - y_i d_i 2^{-i}$$



$$y_{i+1} = y_i + x_i d_i 2^{-i}$$

$$z_{i+1} = z_i - d_i \operatorname{arctg}(2^{-i})$$




# Diseño

Arquitectura  
iterativa









# Máquina de Estados




# Simulaciones



# Síntesis e implementación



# VIO



# Recursos utilizados

Name	Slice LUTs (17600)	Slice Registers (35200)	Slice (4400)	LUT as Logic (17600)	LUT as Memory (6000)	LUT Flip Flop Pairs (17600)	Bonded IOB (100)	BUFGCTRL (32)	BSCANE2 (4)
▼ N cordic_VIO	6.14%	4.52%	10.41%	6.00%	0.40%	3.78%	1.00%	6.25%	25.00%
> I cordic_iterativa_inst (c...	1.37%	0.35%	1.68%	1.37%	0.00%	0.45%	0.00%	0.00%	0.00%
> I dbg_hub (dbg_hub)	2.63%	2.05%	5.14%	2.49%	0.40%	1.69%	0.00%	3.13%	25.00%
> I vio_inst (vio_0)	2.14%	2.12%	4.11%	2.14%	0.00%	1.59%	0.00%	0.00%	0.00%

# Prueba en FPGA

Name	Value	Activity	Direction	VIO
rst	[B] 0		Output	hw_vio_1
start	[B] 1		Output	hw_vio_1
> xi[16:0]	[U] 1000		Output	hw_vio_1
> yi[16:0]	[U] 0		Output	hw_vio_1
> zi[17:0]	[U] 43690		Output	hw_vio_1
> input_x_vio[16:0]	[S] 824	↕	Input	hw_vio_1
> input_y_vio[16:0]	[S] 1427	↕	Input	hw_vio_1
> input_z_vio[17:0]	[U] 0		Input	hw_vio_1

Rotación 60°

Name	Value	Activity	Direction	VIO
rst	[B] 0		Output	hw_vio_1
start	[B] 1		Output	hw_vio_1
> xi[16:0]	[S] 1000		Output	hw_vio_1
> yi[16:0]	[S] 0		Output	hw_vio_1
> zi[17:0]	[S] 32768		Output	hw_vio_1
> input_x_vio[16:0]	[S] 1165	↕	Input	hw_vio_1
> input_y_vio[16:0]	[S] 1164	↕	Input	hw_vio_1
> input_z_vio[17:0]	[S] 0		Input	hw_vio_1

Rotación 45°









Name	Value	Activity	Direction	VIO
rst	[B] 0		Output	hw_vio_1
start	[B] 1		Output	hw_vio_1
> xi[16:0]	[U] 824		Output	hw_vio_1
> yi[16:0]	[U] 1427		Output	hw_vio_1
> zi[17:0]	[U] 21845		Output	hw_vio_1
> input_x_vio[16:0]	[S] 0	↓	Input	hw_vio_1
> input_y_vio[16:0]	[S] 2715	↕	Input	hw_vio_1
> input_z_vio[17:0]	[S] -1	↓	Input	hw_vio_1

Rotación 30°









Name	Value	Activity	Direction	VIO
rst	[B] 0		Output	hw_vio_1
start	[B] 1		Output	hw_vio_1
> xi[16:0]	[S] 1000		Output	hw_vio_1
> yi[16:0]	[S] 0		Output	hw_vio_1
> zi[17:0]	[S] 65536		Output	hw_vio_1
> input_x_vio[16:0]	[S] 0	↓	Input	hw_vio_1
> input_y_vio[16:0]	[S] 1649	↕	Input	hw_vio_1
> input_z_vio[17:0]	[S] 0		Input	hw_vio_1

Rotación 90°

# Prueba en FPGA

Name	Value	Activity	Direction	VIO
 rst	[B] 0		Output	hw_vio_1
 start	[B] 1		Output	hw_vio_1
>  xi[16:0]	[S] 1000		Output	hw_vio_1
>  yi[16:0]	[S] 0		Output	hw_vio_1
>  zi[17:0]	[S] 98304		Output	hw_vio_1
>  input_x_vio[16:0]	[S] -1164	↑	Input	hw_vio_1
>  input_y_vio[16:0]	[S] 1164	↕	Input	hw_vio_1
>  input_z_vio[17:0]	[S] 0		Input	hw_vio_1

Rotación 135°

Name	Value	Activity	Direction	VIO
 rst	[B] 0		Output	hw_vio_1
 start	[B] 1		Output	hw_vio_1
>  xi[16:0]	[S] -5000		Output	hw_vio_1
>  yi[16:0]	[S] -5000		Output	hw_vio_1
>  zi[17:0]	[U] 131072		Output	hw_vio_1
>  input_x_vio[16:0]	[S] 8232	↕	Input	hw_vio_1
>  input_y_vio[16:0]	[S] 8235	↕	Input	hw_vio_1
>  input_z_vio[17:0]	[S] 0		Input	hw_vio_1

Rotación 180°

---

# Código implementado en VHDL



---

**¡Gracias!**  
**¿Preguntas?**