**Design Notes** CO LOGO1 1) EP3C25 device symbol has been pin swapped. DO NOT UPDATE EP3C25 SCHEMATIC SYMBOL FROM LIBRARY! 2) CMCS002M is configured as a Cardstac master card. 3) Carstac header pins G8-G15 (8 pins) are shared with SRAM device for use as data bus pins. Set SRAM device CE- pin high to disable the SRAM device (pin LA of FPGA device tied to VCC inside FPGA design). TABLE OF CONTENTS: 1- Cover Sheet 2- Header Connectors (Cardstac) 3- FPGA page 1 (EP3C25) 4- FPGA page 2 (EP3C25) 5- FPGA page 3 (EP3C25) 6- FPGA page 4 (EP3C25) 7- SRAM and Oscillator 8- Miscellaneous devices, USB Interface, LED 9- Power Supply Input **REVISION TABLE** Initial release of the schematic 05-15-09 A ET This document is confidential and is the property of Dallas Logic Corp., Copyright 2009, all rights reserved. Title Cardstac Cntlr., Std. Size, Altera EP3C2 5 Dallas Logic Corporation 2300 McDermott Rd. Dallas Logic Number: CMCS002M Revision: A #200-305 Plano TX 75025 USA Date: 5/15/2009 Time: 11:41:34 PM Sheet 1 of 9 File: C:\dallas\_logic\altium\_dlc\Projects\CMCS002M\_REVA\1\_TOC.SchDoc 2















