
# Implementação da Plataforma "Reaper"

Uma arquitetura baseada em MIPS e RISC-V

# Modificações

# Tipos de Instruções

Instruction Type				Bit Mapping			
I	Decoder [31:30]	OpCode [29:26]	\$s (source) [25:20]	\$imm [	\$imm [13:0]		
J	Decoder [31:30]	OpCode [29:26]	\$s (source) [25:20]		\$imm / -0- [19:0]		
R	Decoder [31:30]	OpCode [29:26]	\$s (source) [25:20]	\$t [19:14]	\$d [13:8]	-0- [7:0]	



# Desenvolvimento

#### ULA

AluOp	Ор
0	ADD
1	SUB
2	MUL
3	DIV
4	MOD
5	AND
6	OR
7	XOR
8	NOT
9	SHL
10	SHR
11	EQ
12	NEQ
13	GEQ
14	GT
15	LEQ
16	LT
17	NOP
18	IMM

```
module ALU (input [4:0] ALU Op, input [31:0] Data
      initial
      begin
          Result <= 0;
          True <= 0;
      end
      always @ (Data 1 or Data 2 or ALU Op)
          True <= 0;
          case(ALU Op)
              0: //ADD
              begin
                  Result <= Data 1 + Data 2;
              1: //SUB
                  Result <= Data 1 - Data 2;
              end
              2: //MUL
              begin
                  Result <= Data 1 * Data 2;
              3: //DIV
              begin
                  Result <= Data 1 / Data 2;
Line 1, Column 1
```

### Controle

Instruction				IO_ Enable		Reg_ Write	R_ Type	Jump	Stack_ Enable	_	Branch	Mem_ Write	W_ Only	Mem_ To_Reg	ALU_ Op	ALU_ Src	Halt	Long_ Imm
ADD \$s \$t \$d	00	0000	R	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
AND \$s \$t \$d	00	0001	R	0	0	1	1	0	0	0	0	0	0	0	5	0	0	0
BEQ \$s \$t \$d	00	0010	R	0	0	0	1	0	0	0	1	0	0	0	11	0	0	0
IN \$s	10	0000	J	1	0	1	0	0	0	0	0	0	1	0	17	1	0	1
JAL \$s	10	0001	J	0	0	0	0	1	1	1	0	0	0	0	17	1	0	1
JR \$s	10	0010	J	0	0	0	0	1	0	0	0	0	0	0	17	1	0	1
STGTI \$s \$t \$imm	11	1010	I	0	0	1	0	0	0	0	0	0	0	0	14	1	0	0
STLTI \$s \$t \$imm	11	1011	I	0	0	1	0	0	0	0	0	0	0	0	16	1	0	0
STNEI \$s \$t \$imm	11	1100	I	0	0	1	0	0	0	0	0	0	0	0	12	1	0	0

#### Controle

```
always @ (Instruction)
   case (Instruction[5:4])
        2'b00:
        begin
            IO Enable <= 0;
            IO Selection <= 0;</pre>
            Reg Write <= 1:
            R Type <= 1;
            Jump <= 0;
            Stack Enable <= 0:
            Stack Write <= 0:
            //Branch
            Mem Write <= 0:
            W Only <= 0:
            Mem To Reg <= 0;
            //ALU Op
            ALU Src <= 0:
            Halt <= 0;
            Long Imm <= 0;
            case (Instruction[3:0])
                4'b0000: //ADD
                    Branch <= 0;
                    ALU Op <= 0;
                4'b0001: //AND
                begin
                    Branch <= 0:
```

```
module Ctrl Module
    input [5:0] Instruction,
    output reg IO Enable,
    output reg IO Selection,
    output reg Reg Write,
    output reg R Type,
    output reg Jump,
    output reg Stack Enable,
    output reg Stack Write,
    output reg Branch,
    output reg Mem Write,
    output reg W Only,
    output reg Mem To Reg
    output reg [4:0] ALU Op,
    output reg ALU Src,
    output reg Halt,
    output reg Long Imm
always @ (Instruction)
begin
    case (Instruction[5:4])
        2'b00:
            IO Enable <= 0:
            IO Selection <= 0:
            Reg Write <= 1:
            R Type <= 1;
            Jump <= 0;
            Stack Enable <= 0;
            Stack Write <= 0;
            //Branch
            Mem Write <= A.
```

#### Banco de Registradores

```
RegFile (input Sys Clock, input Reg Write, input [31:0]
reg [31:0] DataReg[63:0];
initial
begin
    DataReg[0] <= 32'b00000000 00000000 00000000 00000000;</pre>
end
//READ
assign Data 1 = DataReg[Reg 1];
assign Data 2 = DataReg[Reg 2];
assign Data 3 = DataReg[Reg WR];
always @ (negedge Sys Clock) //WRITE
begin
    if (Reg Write && (Reg WR != 0))
    begin
        DataReg[Reg WR] <= Write Data;</pre>
    end
end
```

#### Memórias ROM e RAM

```
module ROM
#(parameter DATA WIDTH=32, parameter ADDR WIDTH=8)
   input [(ADDR WIDTH-1):0] PC,
    input Sys Clock,
    output reg [(DATA WIDTH-1):0] Instruction
    reg [DATA WIDTH-1:0] rom[2**ADDR WIDTH-1:0];
    initial
   begin
        $readmemb("single port rom init.txt", rom);
    end
    always @ (posedge Sys Clock)
   begin
        Instruction <= rom[PC];</pre>
    end
```

```
module RAM
#(parameter DATA WIDTH=32, parameter ADDR WIDTH=16)
    input [(DATA WIDTH-1):0] Write Data,
    input [(ADDR WIDTH-1):0] Address,
    input Mem Write, Sys Clock, Clock,
    output reg [(DATA WIDTH-1):0] Read Data
    reg [DATA WIDTH-1:0] ram[2**ADDR WIDTH-1:0];
    always @ (negedge Clock)
    begin
        // Write
        if (Mem Write)
            ram[Address] <= Write Data;
    end
    always @ (posedge Sys Clock)
    begin
        // Read
        Read Data <= ram[Address];
    end
```

#### Interligação

```
module Reaper Processor
    input Button,
    input [17:0] Raw Input,
    input Sys Clock,
    output [6:0] Display0, Display1, Display2, Display3, Display4, Display5, Display6, Display7,
    output Err Out
reg [7:0] NPPC;
wire Clock;
wire Halt;
wire [7:0] NextPC;
wire [7:0] PC;
wire [31:0] Instruction;
wire Interrupt;
wire IO Enable;
wire IO Selection;
wire Reg Write;
wire R Type;
wire Jump;
wire Stack Enable;
wire Stack Write;
wire Branch;
wire Mem Write;
wire W Only;
wire Mem To Reg;
wire [4:0] ALU Op;
wire ALU Src;
wire Long Imm;
wire [5:0] Mux RT Out.
```

#### Interligação


```
58
59   always @ (PC)
60   begin
61     NPPC <= PC + 1;
62   end
63
64   always @ (Branch or ALU_True)
65   begin
66     AND_Branch <= Branch & ALU_True;
67   end
68
69   always @ (Stack_Enable or Stack_Write)
70   begin
71     Stack_Mux_Control <= Stack_Enable & !(Stack_Write);
72   end
73</pre>
```

#### Interligação

```
Program Counter PCO (.Sys Clock(Clock), .Halt(Halt), .NextPC(NextPC), .PC(PC));
ROM ROMO (.addr(PC), .q(Instruction));
ClockManager CM0 (.Clk(Sys Clock), .New Clock(Clock), .Interrupt(Interrupt));
Ctrl Module Control0 (.Instruction(Instruction[31:26]), .IO Enable(IO Enable), .IO Selection(IO Selection), .Reg Write(Reg Write), .R Type(R Ty
Mux6 Mux R Type (.Switch(R Type), .Data 0(Instruction[19:14]), .Data 1(Instruction[13:8]), .Data 0ut(Mux RT Out));
Mux6 Mux W Only (.Switch(W Only), .Data 0(Mux RT Out), .Data 1(Instruction[25:20]), .Data Out(Mux WO Out));
RegFile Data Registers (.Sys Clock(Clock), .Reg Write(Reg Write), .Write Data(Reg Write Data), .Reg 1(Instruction[25:20]), .Reg 2(Instruction[1:
Extend Imm EIO (.In Imm(Instruction[19:0]), .Long Imm(Long Imm), .Out Imm(Out Imm));
Mux32 Mux Write Data (.Switch(IO Enable), .Data 0(Data From Mem), .Data 1(Data In), .Data Out(Data To Reg));
//StackFile Ret Stack (.Sys Clock(Clock), .Stack Write(Stack Write), .Stack Enable(Stack Enable), .NPPC(NPPC), .Ret Add(Ret Add), .Err Out(Err
ALU ALUO (.ALU Op(ALU Op), .Data 1(Data 1), .Data 2(Data 2), .True(ALU True), .Result(ALU Result));
Mux32 Mux ALU (.Switch(ALU Src), .Data 0(Data 2), .Data 1(Out Imm), .Data Out(ALU Data 2));
IO Module IOO (.Enable(IO Enable), .IO(IO Selection), .Confirm(DB Button), .Data In(Data In), .Data Out(Data 1), .Raw Input(Raw Input), .Interru
Debounce
            DB(.clk(Sys Clock), .n reset(Halt), .button in(Button), .DB out(DB Button));
Mux8 Mux Branch (.Switch(Branch), .Data 0(NPPC), .Data 1(Data 3[7:0]), .Data Out(Branch Out));
Mux8 Mux Jump (.Switch(Jump), .Data 0(Branch Out), .Data 1(Data 1[7:0]), .Data Out(Jump Out));
Mux8 Mux Stack (.Switch(Stack Mux Control), .Data 0(Jump Out), .Data 1(Ret Add), .Data Out(NextPC));
RAM RAMO (.Write Data(Data 2), .Address(ALU Result[15:0]), .Mem Write(Mem Write), .Sys Clock(Clock), .Read Data(Mem Out));
Mux32 Mux Mem (.Switch(Mem To Reg), .Data 0(ALU Result), .Data 1(Mem Out), .Data Out(Data From Mem));
```

Principais Simulações

## ULA - Valores: 4 (0100) e 3(0011) AND, OR, XOR



	Name	Value at 0 ps	200 <sub>i</sub> 0 ns	210 <sub>,</sub> 0 ns	220 <sub>.</sub> 0 ns	230 <sub>,</sub> 0 ns	240 <sub>.</sub> 0 ns	250 <sub>,</sub> 0 ns	260 <sub>.</sub> 0 ns	270 <sub>.</sub> 0 ns	280 <sub>,</sub> 0 ns	290 <sub>.</sub> 0 ns	300 <sub>.</sub> 0 ns	310 <sub>,</sub> 0 ns	320 <sub>;</sub> 0 r <b>^</b>
100	+ ALU_Op	UO	X		5		X		6		X		7		$\overline{}$
100	+ Data_1	в 0000000													
4	+ Data_2	в 0000000													
out	+ Result	в 0000000		00000000000	000000000000	0000000000	$\longrightarrow$ X			0000000000	000000000000	0000000111			
	True	UO													
										į					
						- 1									

#### Controle

