Hardware System Design Final Exam

2019. 6. 11

(5 questions, 50 points, 12 pages)

ID:


Name:

Q1. (Matrix-vector multiplication in hardware)

The following figure (left) shows a tile-based matrix-matrix multiplication. Assume that we use TxT weight tile and 1xT input tile. The figure shows the case that T = 2.

Assume that we use our MV accelerator shown in the following figure (right). The figure shows the number of execution cycles on each operation for the multiplication of a weight tile and an input tile. The communication (for the transfer of a pair of weight and input tiles) from CPU to the FPGA memory (BRAM) of MV accelerator takes C cycles. Weight transfer from the FPGA memory to each PE buffer takes T cycles, which gives T² cycles for the transfer of entire TxT weight tile from the FPGA memory to T buffers. Broadcast of input data from the FPGA memory to MAC units and computation takes T cycles to consume a 1xT input tile.

Each of weight (W), input (X) and result (R) matrices is a NxN matrix. We assume that N is a multiple of T and returning the result from MV accelerator to CPU does not take any cycle.



Problem 1-1. Case A (3 points)

Assume the CPU sends a pair of weight tile and input tile to the MV accelerator for each tile-based computation where the data transfer from CPU to MV accelerator, and FPGA memory to buffers occur and broadcast/computation is performed. Calculate the total execution cycle of matrix multiplication of weight W and input X to obtain matrix R. (Hint: # of transfers of each weight tile is N for the entire W*X multiplication due to 1xT input tile)

(Answer) Total execution cycles = $N * (N/T)^2 * (C+T^2+T)$

Each weight tile is transferred N times (each together with an input tile) and we have $(N/T)^2$ such weight tiles. Thus, there are $N*(N/T)^2$ times tile-based MV computations.

For the multiplication of a weight tile and an input tile, it takes $C + T^2 + T$ cycles.

Problem 1-2. Case B (5 points)

A weight tile can be reused by the MV accelerator over multiple tile-based MV computations. When a weight tile is reused, it can be stored in the FPGA memory (BRAM and buffers in the figure) of MV accelerator.

Assume the communication cycle is constant, i.e., C cycles whether both weight and input tiles are transferred or only input tile is transferred. We also assume that only a pair of weight tile and input tile can be stored in the local memory of MV accelerator.

Calculate the minimum total execution cycle of W*X matrix multiplication when the weight tile is reused.

```
(Answer) Total execution cycles = (N/T)^2 * (C + T^2) + (N/T)^2 * N * (C + T) = (N/T)^2 * {C + T^2 + N*(C+T)}
```

We decompose the total cycle into (1) weight tile transfer from CPU to local memory/buffer and (2) input tile broadcast and computation.

Since the weight tile is reused by the MV accelerator, weight tile transfer from CPU to local memory, which consumes C cycles, occurs $(N/T)^2$ times. For each new weight tile, transferring it from the local memory of MV accelerator to the buffer takes T^2 cycles. Thus, (1) takes $(N/T)^{2*}(C + T^2)$ cycles.

For each new weight tile, we need to send N input tiles from CPU to the local memory of MV accelerator, each consuming C cycles. For each input tile, computation takes T cycles. Note that the weights are reused by the MV accelerator. Thus, for each new input tile, we do not transfer the weights from the local memory to the buffer since they are already stored in the buffer. Thus, we need only to broadcast input data to MAC units, which takes T clock cycles for an input tile of 1xT. Thus, it takes C + T cycles for each input tile and N * (C + T) cycles for each new weight tile (covering N input tiles). We have $(N/T)^2$ such weight tile. Thus, (2) is calculated to be $(N/T)^2 * N * (C + T)$ cycles.

Problem 1-3. Execution cycle comparison (2 points)

Assume N = 100, T = 10, and C = 1. Compare the total execution cycles of Cases (A) and (B).

(Answer)

Case (A) = 100*100*(1+100+10) = 1,110,000 cycles

Case (B) = 100*(1+100+1100) = 120,100 cycles

Case (B) runs 9.2 times faster than Case (A).

Q2. (Low Precision Computation)


Consider a HW accelerator with floating point 32-bit (fp32) mechanism. To exploit 8-bit Quantization mechanism, int8 fma(Fused Multiply & Add) is needed. In order to reuse fp32 PE and PEarray module, we are going to make int8 fma which has similar i/o configuration to fp32 fma.

The followings show the I/O configuration and waveform of an UNKNOWN int8 multiply-adder. INT8 fma will consist of this unknown INT8 multiply-adder and used in parent module like fp32 PE & PE array instead of fp32 fma. In order to verify the function of this unknown INT8 multiply-adder, we ran behavioral simulation and found that we need to modify the Verilog code in order to ensure the desired behavior.

- Module I/O:

```
assign a_val = valid ? ain : 8'b0;
assign b_val = valid ? bin : 8'b0;
assign c_val = valid ? cin : 8'b0;
unknown_int UUT_int8(
    .CLK(clk),
    .CE(1'b1),
    .SCLR(rst),
    .A(a_val),
    .B(b_val),
    .C(c_val),
    .P(res)
);
```

- int8 multiply-adder waveform



(valid signal on simulation is given from test environment)

(Pay attention to the input data, input valid and RESULT data value)

(Hint. 99*11+84=1173)


(Hint. 99*11=1089)

Problem 2-1. INT8 Fused Multiply-Adder (4 points)

Design INT8 fused multiply-adder with the following format by exploiting the above "unknown int8" module.

- Module I/O:

- Simulation Result:



(Hint. 91*60+124=5584)

(Hint. 91*60=5460)

- Code

```
module fma int8(
       //for my IP
        input [8-1:0] ain, bin, cin,
        input clk, valid, aresetn,
        output [16-1:0] res,
        output dvalid
        );
  reg tmp0, tmp1, tmp2, tmp3;
  reg [16-1:0] res tmp0, res tmp1;
  wire [16-1:0] res tmp;
  wire [8-1:0] a val, b val, c val;
  assign a_val = valid ? ain : 8'b0;
  assign b val = valid ? bin : 8'b0;
  assign c val = valid ? cin : 8'b0;
  always@(posedge clk) begin
     tmp0 <= valid;
     tmp1 \le tmp0;
     tmp2 \le tmp1;
    tmp3 \le tmp2;
     end
  assign dvalid = tmp2;
  always@(posedge clk) begin
    if(!aresetn) begin
       res tmp0 \le 'd0;
       res tmp1 \le 'd0;
     end
     else begin
     res_tmp0 <= res_tmp;</pre>
     res tmp1 \le res tmp0;
     end
  end
  assign res = res tmp;
  xbip multadd 0 UUT int8(
    .CLK(clk),
     .CE(1'b1),
     .SCLR(!aresetn),
     .A(a val),
    .B(b val),
     .C('d0),
     .P(res tmp)
  );
endmodule
```


Problem 2-2. INT8 Processing Element (6 points)

Design INT8 PE with the following format by exploiting the above "fma int8" module.

- Module I/O:

```
my_pe_int8 #(
4
) PE_int8 (
    .aclk(),
    .aresetn(),
    .din(),
    .ddr(),
    .we(),
    .valid(),
    .dout()
);
```

- Simulation Result:




- Code

```
module my pe int8 #(
     parameter L RAM SIZE = 6
     // clk/reset
    input aclk,
     input aresetn,
    // port A
     input [7:0] ain,
    // peram -> port B
     input [7:0] din,
     input [L RAM SIZE-1:0] addr,
     input we,
    // integrated valid signal
    input valid,
     // computation result
     output reg dvalid,
    output reg [15:0] dout
  // peram: PE's local RAM -> Port B
  reg [7:0] bin;
  (* ram style = "block" *) reg [7:0] peram [0:2**L RAM SIZE - 1];
  wire [15:0] dout tmp;
  wire dvalid d;
  always @(posedge aclk)
       if (we)
          peram[addr] <= din;</pre>
       else
          bin <= peram[addr];</pre>
     always@(posedge aclk)
       if(!aresetn) begin
          dout \le 'd0;
       end
       else begin
         dvalid <= dvalid d;
          dout <= dvalid ? dout+dout tmp : dout;</pre>
       end
  fma int8 U INT8 FMA(
     .clk(aclk),
     .aresetn(aresetn),
     .ain(ain),
     .bin(bin),
     .cin(8'b0),
     .valid(valid),
     .res(dout_tmp),
     .dvalid(dvalid d)
endmodule
```

Q3. (Neural Network Operations)


Here is an example of neural network that classifies handwritten digits. As shown below, the network consists of two convolution layers and two fully connected layers. Note that other details of each operation follow our previous practices.



Problem 3-1 (4 points)

Calculate the total number of block operations where M=16, V=16.

(Answer) Total = 3414=676+2304+432+2



Problem 3-2 (6 points)

Propose three optimization methods to accelerate the execution of the network on FPGA, and explain why each method improves the inference time (maximum three sentences).

(Answer)

- 1. 8-bit Quantization: Common FPGA uses 32-bit floating-point to calculate multiplication and accumulation. Low precision e.g., 8-bit quantization can reduce the calculation cost and memory overhead. For example, multiple 8-bit calculations can be executed at 1 cycle in parallel.
- 2. Zero-skipping: According to the value of inputs or weights, we can skip following multiplications. For example, if weight is zero value, we don't need to multiply the corresponding input to get the final result. It causes additional computation cost to figure out zero-weight or zero-input.
- 3. DMA: CPU is used to read/write data stream e.g., inputs and weights so that other operations are blocked at that time. With DMA, the CPU first initiates the transfer, then it does other operations while the transfer is in progress, and it finally receives an interrupt from the DMA controller (DMAC) when the operation is done.

Q4. (Controller Simulation, FSM)

See the provided code of pearray.v.

Problem 4-1. (3 points)


Complete the waveform on answer sheet 4.1.

(Answer)

Green: given simulation. INIT_DONE, S_AXI_ACLK, S_AXI_ARESETN, BRAM_CLK, DIN, ADDR COUNTER EN

Blue: student should fill that. LD_VAL, COUNTER_RESET, COUNTER_LD, COUNTER, LOAD_DONE, LOAD2_DONE, STATE, COUNTER2, WE

You can get points when each signal is perfectly matched.



Problem 4-2. (1 points)

What is the function simulated in Problem 4-1 (Answer sheet 4.1)?

(Answer)

To perform MV multiplication, divide the matrix into the pe_(local_)ram of each PE.

Problem 4-3. (1 points)

Where should each of M and V be stored, pe_global_ram or the pe_(local_)ram? Explain the benefit of such data placement in terms of memory utilization and latency.

(Answer)

Load V into the pe_global_ram and each row of M into each pe_(local_)ram.

Since V is used multiple times, placing V in the global_ram has benefit in utilization.

Since each row of M is divided into each PE, MV multiplication can be done in parallel. So, it has benefit in latency.


Problem 4-4. (3 points)

Complete the waveform on answer sheet 4.4.

(Answer)

Light blue: given simulation. LOAD_DONE, S_AXI_ACLK, S_AXI_ARESETN, BRAM_CLK, AIN, ADDR, COUNTER EN

Red: student should fill that. COUNTER_LD, COUNTER_RESET, COUNTER, VALID, DVALID, DOUT, STATE You can get points when each signal is perfectly matched.



Problem 4-5. Deal with Zero data (2 points)

Due to the weight pruning and ReLU activation, a large amount of zero data can be obtained in the matrix or vector. Since the multiplication with zero input is meaningless, it is recommended to skip zero-input computation as much as possible. Therefore, we want to skip the redundant cycle dealing with zero data in LOAD (Problem 4.1) state and CALC (Problem 4.4) state.

Problem 4-5-1. (0.5 points)

Where should M and V be stored, pe_global_ram or the pe_(local_)ram in the above case?

(Answer)

Same as problem 4.3.

Load V into the pe global ram and each row of M into each pe (local)ram.

Since V is used multiple times, placing V in the global_ram has benefit in utilization.

Problem 4-5-2 (1.5 points)

If 40% of the matrix elements are zero, 20% of the vector elements are zero, what is the expected speedup for each state? (How much redundant cycle can you reduce? Think after dividing the entire operation by V LOAD, M LOAD and CALC. **hint:** pe_global_ram and pe_(local_)ram are constant in size, regardless of zero ratio.)

(Answer)

In V load state, we can improve performance by zero ratio of V as V data is loaded in a serial way. (20%)

In M load state, we can improve performance by zero ratio of M as M data is loaded in a serial way. (40%)

In CALC state, we can improve performance by zero ratio of V regardless zero ratio of M. (20%)


Q5. (BRAM modelling)

Our M*V accelerator uses Xilinx BRAM modules. In order to verify how BRAM module works, we designed a vector write/read example. In this example, we write 4 sample data on BRAM and read 4 written data from BRAM.

Input sample data)

Time	1	2	3	4	5	6	7	8
Type	WR	WR	WR	WR	RD	RD	RD	RD
ADDR	0x30	0x34	0x38	0x3C	0x30	0x34	0x38	0x3C
DIN	0x1234	0x5678	0x9ABC	0xDEF0	0x0808	0x0808	0x0808	0x0808

After writing sample data with WE, we assert ADDR to read written data from BRAM. When ADDR is given on Xilinx BRAM module, DOUT appears on @posedge CLK




Problem 5-1. Is the verification result correct? Explain the verification result. (4 points)

(Answer)

The BRAM did not operate as expected. Data 1234 from the ADDR 0030 was expected to be read in posedge 7, but a different value (0808) was read.

Suppose we use new CLK, which is a 180 degree inversion of the original clock. With the new inverted clock, DOUT appears on @negedge CLK.



Problem 5-2. Is the verification result with the inverted clock correct? Explain the verification result. Explain why the result is different from the above example in Problem 5-1. (6 points)

(Answer)

The BRAM worked as expected. Data 1234 from the ADDR 0030 was properly printed out. In the example of the above two clk inversion, we could see that the WE signal of the Xilinx BRAM is asserted in the tail, not the head of the clock.