

Practice 4

- How to use IP catalog & Synthesize

Computing Memory Architecture Lab.

Prototyping HW module


① Design your HW module

- Verilog files

```
module my_fusedmult #(
    parameter BITWIDTH = 32
)
```

② Behavioral simulation

- Run sim with tb
- Functionality check




③ Synthesis

- Compile into HW level

④ Implementation


- Place
- Route



How to use IP catalog

Generating floating point Multiply-Adder

- Using IP Catalog



Generating floating point Multiply-Adder


- Search IP
 - **Floating-point (for fp) / Multiply adder (for int)**

The screenshot shows the Vivado 2018.2 interface. The 'IP Catalog' window is open, displaying a search for 'float'. The search results are filtered to show the 'Floating-point' IP core. The table below summarizes the search results:

Name	AXI4	Status	License	VLNV
Vivado Repository				
Math Functions				
Floating Point				
Floating-point	AXI4-Stream	Production	Included	xilinx.com:ip:floating_point:7.1

Generating floating point Multiply-Adder

■ Configuration



Generating floating point Multiply-Adder

■ Configuration

Customize IP

Floating-point (7.1)

Documentation IP Location Switch to Defaults

IP Symbol Implementation Details

Show disabled ports

Component Name floating_point_MAC

Operation Selection Precision of Inputs Optimizations **Interface Options**

Flow Control Options

Flow Control **Blocking** Optimize Goal Resources

☒ RESULT **Blocking**

☐ **NonBlocking**

Latency and Rate Configuration

☒ Use Maximum Latency

Latency 17 [1 - 17]

Cycles/operation 1 [1 - 27]

Control Signals

☐ ACLKEN ☐ ARESETn (active low)

ARESETn must be asserted for a minimum of two clock cycles

Optional Output Fields

☐ UNDERFLOW ☐ OVERFLOW ☐ INVALID OP

☐ DIVIDE BY ZERO ☐ ACCUM OVERFLOW ☐ ACCUM INPUT OVERFLOW

Channel	Has TLAST	Has TUSER
A	<input type="checkbox"/>	<input type="checkbox"/>
B	<input type="checkbox"/>	<input type="checkbox"/>
C	<input type="checkbox"/>	<input type="checkbox"/>
OPERATION	<input type="checkbox"/>	<input type="checkbox"/>

TLAST Behavior Null

S_AXIS_A

s_axis_a_tdata[31:0]

s_axis_a_tready

s_axis_a_tvalid

M_AXIS_RESULT

S_AXIS_B

S_AXIS_C

ack

aresetn

Customize IP

Floating-point (7.1)

Documentation IP Location Switch to Defaults

IP Symbol Implementation Details

Show disabled ports

Component Name floating_point_MAC

Operation Selection Precision of Inputs Optimizations **Interface Options**

Flow Control Options

Flow Control **NonBlocking** Optimize Goal Resources

☐ RESULT channel has TREADY

Latency and Rate Configuration

☒ Use Maximum Latency

Latency 16 [0 - 16]

Cycles/operation 1 [1 - 27]

Control Signals

☐ ACLKEN ☒ ARESETn (active low)

ARESETn must be asserted for a minimum of two clock cycles

Optional Output Fields

☐ UNDERFLOW ☐ OVERFLOW ☐ INVALID OP

☐ DIVIDE BY ZERO ☐ ACCUM OVERFLOW ☐ ACCUM INPUT OVERFLOW

Channel	Has TLAST	Has TUSER	TUSER Width (Range: 1..256)
A	<input type="checkbox"/>	<input type="checkbox"/>	1
B	<input type="checkbox"/>	<input type="checkbox"/>	1
C	<input type="checkbox"/>	<input type="checkbox"/>	1
OPERATION	<input type="checkbox"/>	<input type="checkbox"/>	1

TLAST Behavior Null

S_AXIS_A

s_axis_a_tdata[31:0]

s_axis_a_tvalid

M_AXIS_RESULT

S_AXIS_B

S_AXIS_C

ack

aresetn

OK Cancel

Generate Output Products

The following output products will be generated.

Preview

floating_point_MAC.xci (OOC per IP)

Instantiation Template

Synthesized Checkpoint (.dcp)

Structural Simulation

C Simulation

Test Bench

Change Log

Synthesis Options

☒ Global

☐ Out of context per IP


Run Settings

Number of jobs: 2

Apply **Generate** Skip



Generating floating point Multiply-Adder

- Generate customized floating point Multiply-Adder



Generating floating point Multiply-Adder


■ Write source for top module



<https://www.h-schmidt.net/FloatConverter/IEEE754.html>


Generating floating point Multiply-Adder

- Result check with simulation




Generating floating point Multiply-Adder

■ Run Synthesis




Generating floating point Multiply-Adder

■ Implementation – Place & Route




Main Practice

Final Project Overview: Matrix Multiplication IP



Final Project Overview: Matrix Multiplication IP




Final Project Overview: Matrix Multiplication IP

- CNN is our application
 - Convolution layer becomes a matrix-matrix multiplication after convolution lowering
e.g., 32×64 matrix * 64×64 matrix \rightarrow 32×64 matrix
- ARM CPU runs the main function which calls your MM IP on PL
 - MM for 32×64 weight matrix * 64×64 input matrix multiplication
- BRAM is used for data transfer between SW and HW

MM function on Hardware (Software running on CPU)

```
for(i=0; i<32; i+=1) {  
  for(j=0; j<64; j+=1) {  
    for(k = 0; k < 64; k++){  
      Output[i][j] += Input[i][k]*W[k][j]  
    }  
  }  
}
```

Fused multiply



Practice

1. [IP catalog] Implement following two blocks and synthesize them by using IP catalog of Vivado.

- ① Design 32 bit floating point **Multiply-Adder** (Tutorial)
 - Follow tutorial.
 - Design your own test bench and show the wave form. (test at least 32 vectors)
 - Simulation, Synthesis
- ② Design 32 bit integer **Multiply-Adder**
 - Design your own custom ip in ip catalog. (bit-width, delay, ...)
 - Design your own test bench and show the wave form. (test at least 32 vectors)
 - Simulation, Synthesis

2. [Verilog] Implement adder array consists of 4 adders.

- Use for-generate statement.
- Use adder module (32 bit based) that you implemented last week.
- Design your own test bench and show the wave form (test 4 random vectors for each 'cmd').
- Simulation, Synthesis

Adder array

```
module adder_array (cmd, ain0, ain1, ain2, ain3, bin0, bin1, bin2, bin3, dout0, dout1, dout2, dout3, overflow);
    input [2:0] cmd;
    input [31:0] ain0, ain1, ain2, ain3;
    input [31:0] bin0, bin1, bin2, bin3;
    output [31:0] dout0, dout1, dout2, dout3;
    output [3:0] overflow;

    . . .
    assign {ain[0], ain[1], ain[2], ain[3]} =
    {ain0, ain1, ain2, ain3};
    . . .
endmodule
```

- **cmd:** operating mode
 - ==0, output port **dout0 & overflow[0]** shows **ain0+bin0**, and the others show 0.
 - ==1, output port **dout1 & overflow[1]** shows **ain1+bin1**, and the others show 0.
 - ==2, output port **dout2 & overflow[2]** shows **ain2+bin2**, and the others show 0.
 - ==3, output port **dout3 & overflow[3]** shows **ain3+bin3**, and the others show 0.
 - ==4, every output port shows its own addition result.
- **ain:** 1st operand
- **bin:** 2nd operand
- **dout:** **add** result
- **overflow:** ==1, if overflow is detected; ==0, otherwise. **overflow[i]** is overflow bit for **douti** (e.g., **overflow[1]** is overflow bit for **dout1**)

Homework

- Requirements

- Result

- Attach your project folder with all your Verilog codes (e.g., adder-array, test-bench, 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder)
 - Attach your 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder waveform(simulation result) with [student_number, name]
 - Test at least 32 vectors
 - Refer to Practice3 about Screenshot
 - Attach your Adder-array waveform(simulation result) with [student_number, name]
 - Test 4 random vectors for each "cmd"
 - Refer to Practice3 about Screenshot

- Report

- Explain 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder that you implemented
 - Explain Adder-array that you implemented
 - In your own words
 - Either in Korean or in English
 - # of pages does not matter
 - **PDF only!!**

- **Result + Report to one .zip file**

- Upload (.zip) file on ETL

- Submit one (.zip) file

- zip file name : [Lab04]name1_name2.zip (ex : [Lab04]홍길동_홍동길.zip -> **All Team members' name should be included**)

- Due: 3/31(Wed) 23:59

- **No Late Submission**