Practice 4

- How to use IP catalog & Synthesize


Computing Memory Architecture Lab.

Prototyping HW module


- ① Design your HW module
 - Verilog files

```
module my_fusedmult #(
          parameter BITWIDTH = 32
)
```

- ② Behavioral simulation
 - Run sim with tb
 - Functionality check




- 3 Synthesis
 - Compile into HW level
- 4 Implementation
 - Place
 - Route




How to use IP catalog


Using IP Catalog




- Search IP
 - Floating-point (for fp) / Multiply adder (for int)




Configuration







Generate Output Products

Generate customized floating point Multiply-Adder




Write source for top module







https://www.h-schmidt.net/FloatConverter/IEEE754.html

Result check with simulation









Main Practice

Final Project Overview: Matrix Multiplication IP



Final Project Overview: Matrix Multiplication IP




Final Project Overview: Matrix Multiplication IP

- CNN is our application
 - Convolution layer becomes a matrix-matrix multiplication after convolution lowering e.g., 32x64 matrix * 64x64 matrix → 32x64 matrix
- ARM CPU runs the main function which calls your MM IP on PL
 - MM for 32x64 weight matrix * 64x64 input matrix multiplication
- BRAM is used for data transfer between SW and HW

MM function on Hardware (Software running on CPU)

```
for(i=0; i<32; i+=1) {
  for(j=0; j<64; j+=1) {
    for(k = 0; k < 64; k++){
        Output[i][j] += Input[i][k]*W[k][j]
      }
  }
}</pre>
```



Practice

1. [IP catalog] Implement following two blocks and synthesize them by using IP catalog of Vivado.

- ① Design 32 bit floating point Multiply-Adder (Tutorial)
 - Follow tutorial.
 - Design your own test bench and show the wave form. (test at least 32 vectors)
 - Simulation, Synthesis
- ② Design 32 bit integer Multiply-Adder
 - Design your own custom ip in ip catalog. (bit-width, delay, ...)
 - Design your own test bench and show the wave form. (test at least 32 vectors)
 - Simulation, Synthesis

2. [Verilog] Implement adder array consists of 4 adders.

- Use for-generate statement.
- Use adder module (32 bit based) that you implemented last week.
- Design your own test bench and show the wave form (test 4 random vectors for each 'cmd').
- Simulation, Synthesis

Adder array

```
module adder_array (cmd, ain0, ain1, ain2, ai
n3, bin0, bin1, bin2, bin3, dout0, dout1, dou
t2, dout3, overflow);
  input [2:0] cmd;
  input [31:0] ain0, ain1, ain2, ain3;
  input [31:0] bin0, bin1, bin2, bin3;
  output [31:0] dout0, dout1, dout2, dout3;
  output [3:0] overflow;
  assign {ain[0], ain[1], ain[2], ain[3]} =
{ain0, ain1, ain2, ain3};
endmodule
```

- **cmd:** operating mode
 - ==0, output port **dout0 & overflow[0]** sho ws **ain0+bin0**, and the others show 0.
 - ==1, output port **dout1 & overflow[1]** sho ws **ain1+bin1**, and the others show 0.
 - ==2, output port **dout2 & overflow[2]** sho ws **ain2+bin2**, and the others show 0.
 - ==3, output port **dout3 & overflow[3]** sho ws **ain3+bin3**, and the others show 0.
 - ==4, every output port show its own additi on result.
- ain: 1st operand
- bin: 2nd operand
- dout: add result
- overflow: ==1, if overflow is detected; = =0, otherwise. overflow[i] is overflow bit for douti (e.g., overflow[1] is overflow bit for dout1)

Homework

Requirements

- Result
 - Attach your project folder with all your Verilog codes (e.g., adder-array, test-bench, 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder)
 - Attach your 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder waveform(simulation result) with [student_number, name]
 - Test at least 32 vectors
 - Refer to Practice3 about Screenshot
 - Attach your Adder-array waveform(simulation result) with [student_number, name]
 - Test 4 random vectors for each "cmd"
 - Refer to Practice3 about Screenshot
- Report
 - Explain 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder that you implemented
 - Explain Adder-array that you implemented
 - In your own words
 - Either in Korean or in English
 - # of pages does not matter
 - PDF only!!
- Result + Report to one .zip file
- Upload (.zip) file on ETL
 - Submit one (.zip) file
 - zip file name : [Lab04]name1_name2.zip (ex : [Lab04]홍길동_홍동길.zip -> All Team members' name should be included)
 - Due: 3/31(Wed) 23:59
 - No Late Submission