#### **Practice 10**

- Custom IP

Computing Memory Architecture Lab.

#### Overview


#### Custom IP Tutorial

- Processing System + BRAM + Connectivity + Custom IP (shifter)
  - Note) Term project = PS + BRAM + Connectivity + Custom IP (M\*M multiplier)

#### Final Project Overview: Matrix Multiplication IP

AXI master

BRAM




#### **Custom IP Tutorial**

#### **Notations**


- HOST\$ XXX
  - Type XXX @ the terminal of your PC
- BOARD\$ YYY
  - Type YYY @ the terminal of ZedBoard
    - Which is equivalent to the after-terminal of below command
      - HOST\$ minicom -D /dev/ttyACM0
- TCL\_Console\$ ZZZ
  - Type ZZZ @ tcl console of Vivado (details are in the following slides)


#### Vivado project creation

- Choose part or board
  - We are going to use ZedBoard





Download an example IP repository(lab10\_ip\_repo.tar)







- Execute TCL scripts of the example design
  - TCL\_Console\$ cd \${DOWNLOAD\_LAB10\_DIR}
  - TCL\_Console\$ source block\_design.tcl









- BRAM is @ address 0x4000\_0000 ~ 0x4000\_1FFF
- Shifter is @ address 0x43C0\_0000 ~ 0x43C0\_FFFF



```
422
          wire magic_code = (slv_reg0 == 32'h5555);
423
424
          always @( posedge S_AXI_ACLK )
425
          beain
426
            if ( S_AXI_ARESETN == 1'b0 )
427
              bram_state <= BRAM_IDLE;</pre>
428
            else.
429
              case (bram_state)
430
                BRAM_IDLE: bram_state <= (magic_code)? BRAM_READ : BRAM_IDLE;</pre>
431
                BRAM_READ: bram_state <= bkam_waii;
432
                BRAM_WAIT: bram_state <= BRAM_WRITE;</pre>
433
                BRAM_WRITE: bram_state <= (run_complete)? BRAM_IDLE: BRAM_READ;
                default : bram_state <= BRAM_IDLE;</pre>
434
435
               endcase
436
          end
```

Generate Bitstream : \${Project\_DIR}/projectname.runs/impl\_1/design\_1\_wrapper.bit






- Preparing SD card (1)
  - Change **zynq.bit** on host
  - Insert sdcard to board
- Set SD boot mode (2)
  - BD.JP7 ~ BD.JP11
    - 5'b01100
- Insert LAN Cable (3)
- Insert power cable (4)
  - Yet stay power OFF
- Connect USB cable (5)

- Micro 5pin cable

- BD.J14
- HOST\$ dmesq



- Board Power ON
- Open terminal @ HOST
  - Login ID/PW: zed/zedzed
  - HOST\$ minicom -D /dev/ttyACM0
- Run example program
  - BOARD\$ cd \${LAB10\_DIR}
  - BOARD\$ make
  - (before un-plugging power) BOARD\$ sudo poweroff
    - If you do not execute poweroff on terminal and eject the sdcard, your sdcard will not work permanantly. (penalty ©)


```
addr
        FPGA(hex)
addr
        FPGA(hex)
           *(0)<<1
6
           *(3)<<1
```

#### Main Practice

#### Practice

# Follow tutorial & understand the functionality

- Run a given example IP in your FPGA linux.
  - Run and understand ip customizing of sample project on report.
- Our practice
  - Processing System + BRAM + Connectivity + Custom IP (shifter)
- Our project
  - Note) Term project = PS + BRAM + Connectivity
     + Custom IP (M\*M multiplier)



#### Homework

Follow tutorial & Understand functionality of MyIP


No Report

- Nothing to Submit for Lab 10
  - There will be no submit page either.

# Term Project v0

# Term Project v0 중간제출

- Project Requirement
  - Expanding V\*V into M\*M by making PE Array
    - M\*M by making PE Array
      - Edit your V\*V code(lab06) on your own
  - Demo
    - Waveform




# Term Project v0 중간제출

#### Requirements

- Result
  - Attach your project folder with all your verilog codes (e.g., M\*M, test bench)
  - Attach your M\*M waveform(simulation result) with [student\_number, name]
    - The correct waveform should be shown to confirm the operation of your code.
- Report
  - Explain operation of M\*M with waveform that you implemented
  - In your own words
  - Either in Korean or in English
  - # of pages does not matter
  - PDF only!!
- Result + Report to one .zip file
- Upload (.zip) file on ETL
  - Submit one (.zip) file
    - zip file name : [Term0-mid]name.zip (ex : [Term0-mid]홍길동.zip)
  - Due: 6/2(WED) 23:59
    - No Late Submission

# Term Project v0 최종제출

- Project Requirement
  - Convolution lowering + Custom IP system with M\*M
    - Convolution lowering
      - Refer Lab09
    - Custom IP system with M\*M
      - Refer Lab10 tutorial(Custom IP) & appendix(editing the custom IP)
  - Demo
    - Zedboard




## Term Project Optimization 최종제출

- Optional Project
- Convolution lowering + Custom IP system with M\*M + Optimization
  - DMA
  - Zero-Skipping
  - Quantization
  - ...etc

#### Demo

Zedboard



#### Term Project v0 + Optimization 최종제출


■ Due: 6/14(MON) 23:59

Details will be noticed next week

Appendix – Editing the Custom IP

#### **Editing Custom IP**

• (1) IP Catalog -> Edit in IP Packager -> IP project




## **Editing Custom IP**

(2) On your source list -> Edit in IP Packager -> Packaging Custom IP on IP Project Summary × myip\_v


1. Right click on custom IP

2. Edit in IP Packager




### Packaging Custom IP

Package IP -> Configurations




- Changing IP files
- File Groups -> Add all Verilog files needed for IP



Changing IP files

File Groups -> Add your modules -> Edit Verilog files for IP



- Changing IP files
- File Groups -> Add & Edit Verilog files for IP


1. Add your modules My ip, AXI parameter, port modules

- 2. Revise myip\_v1\_0\_S00\_AXI.v & myip\_v1\_0.v codes
- especially ports, parameters, modules you needed

```
myip_v1_0_S00_AXI.v *
// Add user logic here
         assign BRAM_EN = 1;
403
         wire start;
404
         wire done:
405
406
         reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg0_d;
         always @( posedge S_AXI_ACLK )
          if (S_AXI_ARESETN == 1'b0 )
409
            slv_reg0_d <= 32'd0;
            slv_reg0_d <= slv_reg0;
         assign start = (slv_reg0 == 32'h5555 && slv_reg0_d == 32'd0).
413
414
         always @( posedge S_AXI_ACLK )
           if (S_AXI_ARESETN == 1'b0 )
         assign run_complete = (done && ~done_d);
      my_pearray #(
423
             .H_SIZE(H_SIZE)
424
425
             //from axi
             .start(start).
             .done(done),
             .S AXI ACLK(S AXI ACLK).
             .S_AXI_ARESETN(S_AXI_ARESETN)
431
432
434
             .BRAM_WRDATA(BRAM_WRDATA),
435
             .BRAM_WE(BRAM_WE)
436
             .BRAM_CLK(BRAM_CLK);
437
             .BRAM RDDATA(BRAM RDDATA)
439
440
         // User logic ends
441
442 \( \text{endmodule} \)
```


### Add clocking wizard IP

Step2: File Groups (Add clocking wizard)



### Add clocking wizard IP

Step2: File Groups (Add clocking wizard)




#### Add clocking wizard IP

- Step2: File Groups (Add clocking wizard)
  - Add clk\_wiz between your PE clk on your PE or PE array & BRAM clk on myip\_v1\_0\_S00\_AXI.v


```
my_pe #(.L_RAM_SIZE(L_RAM_SIZE)
                                                                                                                ) u_pe (
                                                                                                                     .aclk(aclk),
// Users to add ports here
                                                                                                                    .aresetn(aresetn),
output wire [31:0] BRAM_ADDR.
                                                                                                                    .ain(ain),
output wire BRAM_CLK,
                                                                                                                    .din(din).
output wire [31:0] BRAM WRDATA.
                                         ►clk wiz O u clk (.clk out1(BRAM CLK). .clk in1(aclk)
                                                                                                                    .addr(addr),
input wire [31:0] BRAM_RDDATA.
output wire [3:0] BRAM_WE,
                                                                                                                    .we(we[i]),
output wire BRAM EN.
                                                                                                                    .valid(valid).
output wire BRAM_RST,
                                                                                                                    .dvalid(dvalid[i]),
                                                                                                                    .dout(dout[i])
```

### Add floating point IP


Step2: File Groups (Add floating point IP)




- Changing IP files
- File Groups -> Merge changes




- Parameter configuration
- Customization Parameters -> import IP parameters




- Port configuration
- Ports and Interfaces -> Import IP ports





- Port configuration
- Grouping ports case1 : when the group doesn't exist


ex) m00\_bram




1. Set your port name

2. Advanced – bram\_rtl

- Port configuration
- Grouping ports case2 : when the group exists
- ex) S00\_AXI




- Port configuration
- Grouping ports case1 & case2 both common




**Mapped Ports Summary** Logical Port **Physical Port** m00\_bram\_clk CLK RST m00\_bram\_rst ADDR m00\_bram\_addr WF m00\_bram\_we FΝ m00\_bram\_en DOUT m00\_bram\_rddata m00 bram wrdata DIN 3. Check your port mapping

#### **Upgrading Custom IP**

Execute update for existing lps, if your project needed.




Re-Package IP




#### **Upgrading Custom IP**


- Report IP Status -> Upgrade Selected
- You always have to update IP Status when you revise your IPs.




### **Upgrading Custom IP**


 Don't forget to generate your output products with global synthesis option.







# Type mismatch(General IP)



## Type mismatch(Custom IP)

In custom IP case, you can solve every problems in IP Packager.

