# Hardware System Design Mid-term Exam

2019. 04. 16, Total <50pts>


ID:

Name:

#### Q1. (Matrix-vector multiplication in hardware, 10 pts)

The following figure shows how the hardware MV acceleator performs a multiplication of NxN matrix and vector with TxT (2x2 in the figure) tile. Assume the case that the CPU has all the data of weight matrix M and vector V. The CPU sends, to the memory (BRAM in the figure) of MV acceleartor, each tile of weight matrix (w11, w12, w21, and w22 in the example) and vector (v1 and v2). Transfering a tile data from CPU to MV accelerator takes C cycles (no dependency on data size) as shown in the figure. After receiving the tile data, the MV accelerator first writes the matrix elements to the buffers of MAC units. Writes to T buffers (Buffer1 and Buffer2 in this example) are performed in parallel. It takes one cycle to write a matrix element to each buffer as the cycle number '1' (one cycle / write) denoted on the corresponding arrows in the figure. Thus, in order to write T matrix elements for each buffer, it takes T clock cycles. After writing matrix elements to the buffers, the MV accelerator broadcasts a vector element (e.g., v1) to all the MAC units (MAC1 and MAC2). It also takes T clock cycles to broadcast all the vector elements of the tile. On each cycle of the broadcast, upon receiving the vector element, the MAC unit performs a multiplication (of matrix element and vector element, e.g., w11 and v1 on MAC1) and accumulcation (adding the multiplication results to the previous accumulation result) to produce a partial sum. Then, the MAC unit stores the partial sum (e.g., p1) in its register. Note that the execution of the broadcast of a vector element and MAC operation takes only one clock cycle.

After finishing the computation of the current tile, the MV accelerator receives, from the CPU, a new tile data (matrix elements and vector elements, e.g., w13, w14, w23, w24, v3 and v4) and perform computation in the same manner until the completion of matrix-vector multiplication. Note that, in order to handle TxT tile, the MV accelerator is equipped with T MAC units (each of which has its own buffer and register). In this example, we do not consider the execution cycles of moving the computation results (elements of vector R) from the registers to the memory and finally to the CPU.



(1) (5 pts) Obtain the equation (represented in terms of N, T, and C) to calculate the total number of execution cycles for matrix M x vector V multiplication shown above. Assume N%T = 0 (N is a multiple of T).

(2) (5 pts) Assume N = 100 and C = 10 cycles. Assuming that the execution cycle of M\*V on the CPU is  $N^2$ , i.e., 10,000 cycles, we want to obtain two times speedup, i.e., less than 5,000 cycles by running the MV accelerator. What is the tile size, T to achieve two times speedup? (Use the equation obtained in (1) and ignore the condition N%T=0. Assume the memory (BRAM) can keep the data of a tile and the final results.)

## Q2. (Verilog Implementation, 10 pts)

(1) (3 pts) Implement a 1-bit half adder.

```
module half_adder_1b (
    input ______,
    output _____
);
    // Implement HERE
```

(2) (3 pts) Implement a 1-bit full adder using, i.e., instantiating half adders (i.e., half\_adder\_1b) from Q2. (1).

```
module full_adder_1b (
    input _______,
    output _____
);
    // Implement HERE
```

(3) (4 pts) Implement a 4-bit full adder using 1-bit half adders (i.e., half\_adder\_1b) or 1-bit full adders (i.e., full\_adder\_1b) that you implemented above.

| <pre>module full_adder_4b (</pre> |
|-----------------------------------|
| input [3:0],                      |
| input,                            |
| output [3:0],                     |
| output                            |
| );                                |
| // Implement HERE                 |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
|                                   |
| endmodule                         |
| enamonate                         |

### Q3. (Synthesizable code, 10 pts)

In hardware implementations in Verilog, unintentional latch inference that occurs during synthesis can produce unpredictable bugs in the system. The Verilog codes below are part of the code of combinational logic or flip-flop, each of which implements the truth table on the right.

(1) (5 pts) Select the code where the unintentional latch inference occurred.

Answer:

(2) (5 pts) Modify the code so that it can be synthesized as originally intended.

(a)

| always @(enable or data)        |  |
|---------------------------------|--|
| <pre>if(enable) y = data;</pre> |  |

| Input  | Output |
|--------|--------|
| enable | у      |
| 0      | Х      |
| 1      | data   |

**(b)** 

| Input   |        | Output |
|---------|--------|--------|
| clk     | enable | у      |
| nacadaa | 0      | у      |
| posedge | 1      | data   |

**(c)** 

```
always @(select or data)

case(select)

2'b00: y = data[select];

2'b01: y = data[select];

2'b10: y = data[select];

endcase
```


| Input  | Output  |
|--------|---------|
| select | у       |
| 2'b00  | data[0] |
| 2'b01  | data[1] |
| 2'b10  | data[2] |
| 2'b11  | Х       |

(Empty Sheet)

Q4. (Simulation, 10 pts) Draw waveform of all the signals in the following Verilog code of signal generator.

```
module signal_generator (
    input clk,
    input rstn,
   output clk_output
    );
    reg [7:0] posedge_cnt;
    reg rise_pulse_reg, neg_pulse_reg;
    always @(posedge clk or negedge rstn)
        if(!rstn) posedge_cnt <= {8{1'b0}};</pre>
        else if(posedge_cnt == 3'b100) posedge_cnt <= {8{1'b0}};</pre>
        else posedge_cnt <= posedge_cnt+1;</pre>
    always @(posedge clk or negedge rstn)
        if(!rstn) rise_pulse_reg <= 1'b0;</pre>
        else if(posedge_cnt == 2'b10) rise_pulse_reg <= 1'b1;</pre>
        else if(posedge_cnt == 3'b100) rise_pulse_reg <= 1'b0;</pre>
    always @(negedge clk or negedge rstn)
        if(!rstn) neg_pulse_reg <= 1'b0;</pre>
        else neg_pulse_reg <= rise_pulse_reg;</pre>
    assign clk_output = rise_pulse_reg | neg_pulse_reg;
endmodule
```

## Q4. (Answer Sheet)



Q5. (Simulation, 10 pts) Draw waveform of all the signals of the following Verilog design of alarm system.

```
module alarm_system (
                                                               end
        input clk,
                                                             ALARM:
        input rstn,
                                                               begin
        input user_lock,
                                                                if (user_unlock) car_lock_r <= 0;</pre>
        input user_unlock,
                                                                 else car_lock_r <= 1;</pre>
        input trespass,
                                                                 light_r <= light_r;</pre>
        output light,
        output horn,
                                                                horn_r <= horn_r;</pre>
        output car_lock,
        output [1:0] state
                                                             AI FRT:
                                                               if(user_unlock) begin
);
                                                                light_r <= 'd0;
                                                                 horn r <= 'd0;
parameter DISALARM = 'd0;
parameter SET = 'd1;
parameter ALARM = 'd2;
                                                               else if(timer == 0) begin
parameter ALERT = 'd3;
                                                                light_r <= 'd1;
                                                                 horn r <= 'd0;
reg [1:0] curr_state;
reg [1:0] next_state; reg light_r, horn_r,
                                                               else begin
car lock r;
                                                                light r <= 'd1;
                                                                 horn r <= 'd1;
assign state = curr state;
                                                               end
assign light = light_r;
                                                           endcase
assign horn = horn_r;
assign car_lock = car_lock_r;
                                                         // SET
                                                         reg set_flag;
                                                         wire set_rst = !rstn || set_done;
// State transition
always @(posedge clk or negedge rstn)
                                                         wire set_en = (curr_state == DISALARM) &&
 if(!rstn) curr_state <= DISALARM;</pre>
                                                                        (next_state == SET);
 else curr_state <= next_state;</pre>
                                                         always @(posedge clk)
// State decision
                                                           if(set rst) set flag <= 'd0;</pre>
                                                           else if(set en) set flag <= 'd1;
always @(*)
 case(curr_state)
                                                           else set_flag <= set_flag;</pre>
   DISALARM:
                                                         // ALERT
     if(user_lock) next_state <= SET;</pre>
     else next_state <= curr_state;</pre>
                                                         reg alert_flag;
                                                         wire alert_rst = !rstn || alert_done;
     if(user_unlock) next_state <= DISALARM;</pre>
                                                         wire alert_en = (curr_state == ALARM) &&
                                                                          (next_state == ALERT);
     else if(timer == 0) next state <= ALARM;</pre>
     else next_state <= curr_state;</pre>
   ALARM:
                                                         always @(posedge clk)
                                                           if(alert_rst) alert_flag <= 'd0;</pre>
      if(user_unlock) next_state <= DISALARM;</pre>
     else if(trespass) next_state <= ALERT;</pre>
                                                           else if(alert_en) alert_flag <= 'd1;</pre>
                                                           else alert_flag <= alert_flag;</pre>
     else next state <= curr state;</pre>
   ALERT:
      if(user unlock) next state <= DISALARM;</pre>
                                                         // Timer
                                                         reg [5:0] timer;
     else if(timer == 0) next state <= ALARM;</pre>
     else next state <= curr state;</pre>
                                                         wire [5:0] ld val = (set en) ? 'd10 :
    default:
                                                                               ((alert en) ? 'd10 : 'd0);
     next_state <= DISALARM;</pre>
 endcase
                                                         wire timer_ld = set_en || alert_en;
                                                         wire timer_en = set_flag || alert_flag;
                                                         wire timer_rst = !rstn || set_done || alert_done;
// Output decision
always @(posedge clk)
 case(curr_state)
                                                         always @(posedge clk or negedge timer_rst)
                                                          if(timer rst) timer <= 'd0;</pre>
   DISALARM:
      if(user_lock) begin
                                                           else if(timer_ld) timer <= ld_val;</pre>
       light_r <= 'd1;
                                                           else if(timer_en) timer <= timer-1;</pre>
                                                           else timer <= timer;</pre>
       horn_r <= 'd1;
     end
     else begin
       light_r <= 'd0;
                                                         // Done signal
       horn_r <= 'd0;
                                                         wire set_done = (set_flag) && (timer == 0);
                                                         wire alert_done = (alert_flag) && (timer == 0);
     end
   SET:
     begin
       light_r <= 'd0;
                                                         endmodule
       horn_r <= 'd0;
```

Q5. (Answer Sheet)

