

Project Description Form (PDF): MSc Information Security

How to complete this form

This form should be completed during the second term. Every student must meet their supervisor at regular intervals during the term to discuss the scope of the project and the initial literature review. Drafts of the form and the literature review should be submitted to the project supervisor for review during the term, as plans for the project evolve. Apart from completing this front page, text should be provided under each of the four headings given after the declaration section below.

An initial project literature review should be prepared, again in consultation with your supervisor. This form should use the standard project front page. If at any stage the project deviates significantly from the description given, then the student must discuss this with their project supervisor and, if necessary, complete a revised form.

Royal Holloway encourages research of highest quality by ensuring that research ethics and good practices are followed. If the proposed work raises any ethical issues, ethical approval must be sought in advance.

Student checklist

- Two copies of this form must be completed, signed and submitted to your project supervisor for signature.
- A copy of the project literature review should be attached to both copies of this form.

Student and project details

Name	Luke Anthony Atherton
Student number	100905113
MSc track (if applicable)	MSc Information Security
Email address	Luke.atherton.2018@live.rhul.ac.uk
Supervisor name	Prof Konstantinos Markantonakis
Provisional project title	Securing Firmware for Embedded Systems: Binding Firmware and Hardware

Ethics (to be completed jointly by the student and the supervisor)

Question	Delete/tick as appropriate	
1. Will the study be covert in any way?	Yes <input type="checkbox"/>	No <input checked="" type="checkbox"/>
2. Will resulting data be used for purposes outside this study?	Yes <input type="checkbox"/>	No <input checked="" type="checkbox"/>
3. Are you working with a vulnerable population?	Yes <input type="checkbox"/>	No <input checked="" type="checkbox"/>
4. Is it possible that your study will cause distress or harm to participants?	Yes <input type="checkbox"/>	No <input checked="" type="checkbox"/>
If the answer to any of the above questions is 'YES', the supervisor should contact the MSc Project Director and arrange for Departmental/College ethical approval.		

Declarations and signatures

Student declaration: I declare that I have read and understood the MSc Project Handbook, in particular the sections on referencing and plagiarism. I declare that the contents of this Project Description Form are all my own work, and that I have acknowledged all quotations from published or unpublished work of other people. I also declare that the proposed work will not raise any ethical issues.

Signature:



Date:

12th March 2019

Supervisor declaration: I approve the attached project plan and literature review. I agree that the proposed project topic meets the requirements of the MSc track (if specified). I also agree that the project does not raise any ethical issues.

Signature:

Date:

Statement of Objectives

What I plan to achieve

- Produce a clear definition of “firmware”;
- Review real-world reasons justifying the need for further research into secure firmware;
- Review existing solutions for binding hardware and software;
- Understand the feasible alterations/additions which can be made to widely used embedded system chips such as FPGAs and ARM Cortex-M Series. Understand the primitives which will be used for creating suggestions and improvements such as software control-flow graphs and PUFs;
- Provide suggestions for increasing firmware security through hardware to software binding.

Why I have chosen the project

As a software developer, neat and elegant solutions to problems appeal to me greatly. The computing constraints of embedded systems present the need for neat, elegant and efficient solutions. This cross-over is why the project interests me. To further my interest, embedded systems in the form of Internet of Things (IoT) and Operational Technology (OT) are becoming increasingly used and therefore their security is vital for consumers, businesses and the national critical infrastructure.

The project itself is of interest due to the lightweight use of encryption, examination and development of protocols and gaining a deeper understanding of embedded systems.

Methodology

How will I achieve the objectives of the above list

- Researching the following topics through journal articles, conference proceedings and books:
 - Binding of hardware and software
 - Secure software execution
 - Common attacks on embedded systems
 - Commercial cost of IP theft (through counterfeiting and other methods)
- Research, understand and critique primitives such as control-flow graphs and PUFs in line with my overall goal.
- Gain a deep enough understanding of FPGA and ARM Cortex-M to assess what is possible when it comes to hardware adjustments for the purpose of security.
- Experiment with implementing basic hardware to software binding, this will include:
 - Gaining access to either an FGPA or and ARM Cortex-M based development board
 - Understanding the processes behind writing software, provisioning and testing software as well as altering hardware.
 - Assess existing solutions for hardware to software binding for applicability for testing, e.g. is it possible, how much work would it be and what advantage would I get out of implementing it?
- Consider the design of a novel solution
 - If solution requires remote interaction (through a server) a basic understanding and implementation of a server is required, this will be implemented either through a laptop acting as a server or running up a cloud instance.

- Complete design and (if possible) implement a novel solution/s
- Assess novel solution/s and investigate the firmware transfer process required

What is my strategy for getting started

- Using the objectives set and predefined project chapters review literature which has already been read for the preliminary literature review, review literature which has already been gathered but not included in the literature review and review books for content which is applicable for this project.
- Gain an understanding of technologies used (FGPA and/or ARM), perhaps gain access to a corresponding developer board and write a simple application.
- Develop knowledge of control-flow graphs and the method of creating them.
- Gain a deeper understanding of C, assembly language and C compilers.

Work plan

December 2018 - January 2019

Meet with project supervisor to begin discussions. Discuss potential project directions with supervisor. Gather and assess reading material followed by studying highly applicable material. Refine ideas for project title.

February 2019

Meet with project supervisor to discuss project topic choice, once topic is decided commence literature review of literature already possessed and any further work which comes to light during the literature review. Fill out Project Description Form (PDF) and formalise Preliminary Literature Review (PLR) before submitting to supervisor for review. Once changes suggested from review are made make final submission to supervisor on 1st March 2019.

March 2019

Begin work on understanding FPGA and ARM Cortex-M. Complete review-based chapters and submit to supervisor for review. Discussion with supervisor on learnings and thoughts so far.

April 2019

As this period will be used mostly for exam preparation project work will be not proceed at a high pace. Practical understanding of FPGA and/or ARM Cortex-M will be gained, including writing and implementing software for said systems. Notes will be made during this phase.

May 2019

As this period will also be used for exam preparation/partaking project work will not proceed at a high pace. Control-flow graphs and PUFs will be studied.

Notes will be made during this phase.

June 2019

Notes on understanding of hardware and primitives will be formalised into chapters. Existing solutions will be studied and compared, creating a chapter. This will be submitted to supervisor mid June 2019 (aiming for 14th June 2019). Begin work on producing a novel method for binding hardware and firmware.

July 2019

Update chapters already submitted to supervisor with feedback provided. Meet with supervisor to discuss novel solution. Begin basic implementation of novel solution. Create chapter on firmware transfer. Submit first draft of project to supervisor at end of month (aim for 26th July 2019).

August 2019

Finalise implementation of solution. Discuss findings with supervisor and write up respective chapter for review (aim for 9th August 2019). Submit final draft to supervisor 16th August. Submit MSc Project by deadline of 22nd August 2019.

Draft Table of Contents

1. Introduction
 - 1.1 Usage of embedded systems
 - 1.2 Definition of firmware
 - 1.3 Types of attacks
 - 1.4 Security and financial repercussions
2. Survey of existing solutions
 - 2.1 Secure software execution
 - 2.2 Binding of hardware and software
 - 2.3 Remote attestation
3. Processors used for embedded systems
 - 3.1 Overview of the processors
 - 3.2 FPGA special features and limitations relevant to binding of hardware and software
 - 3.3 ARM Cortex-M special features and limitations relevant to binding of hardware and software
4. Primitives
 - 4.1 Control-flow graphs
 - 4.2 PUFs
 - 4.3 Secured boot (through ROM or a trusted execution environment such as ARM's TrustZone)
5. Critique of existing solutions
 - 5.1 Categorising solutions
 - 5.2 Assess constraints of solutions
 - 5.3 Determine strengths and weaknesses of solutions in comparisons to attacks and platforms

- 6. Proposed solution
 - 6.1 Founding principles
 - 6.2 Hardware requirements
 - 6.3 Programmer/compiler requirements and constraints
 - 6.4 Description of solution
- 7. Implementation
 - 7.1 Implementation steps
 - 7.2 Implementation findings
- 8. Analysis
 - 8.1 Assessment of solution against attacks
 - 8.2 Comparison with existing solutions
- 9. Remarks and Conclusion
 - 9.1 Conclusion