#### DMA

### Adding Custom IP to DMA

LECTURE 11

IOULIIA SKLIAROVA

## DMA – Direct Memory Access

**Direct Memory Access** transfers the block of data between the memory and peripheral devices of the system, <u>without the participation of the</u> processor.

The unit that controls the activity of accessing memory directly is called a **DMA controller** (DMAC).

Until now, when it was necessary to transfer any data from/to a peripheral device, the MB was fully involved in the data transfer process (it could't get involved in any other activity during data transfer).


This approach is not useful for transferring large blocks of data.

The DMA controller completes this task at a faster rate and is also effective for transfer of large data blocks.

#### DMA Controller

The processor instructs the DMA controller by sending the following information:

- Whether the data has to be read from memory or the data has to be written to the memory.
- The starting address of/ for the data block in the memory, from where the data block in memory has to be read or where the data block has to be written in memory.
- The word count, i.e. how many words are to be read or written.
- Address of device that wants to read or write data.



## DMA Advantages and Disadvantages

#### Advantages:

- Transferring the data without the involvement of the processor will speed up the read-write task.
- DMA **reduces the clock cycles** required to read or write a block of data.
- Implementing DMA also reduces the overhead of the processor.

#### Disadvantages:

- As it is a hardware unit, it would cost to implement a DMA controller in the system.
- Cache coherence problem can occur while using DMA controller.


# Simplified DMA Block Diagram

All except the peripheral unit are connected on the same bus.

As the CPU and the DMA controller must be able to initiate transfers they have master interfaces.

Although the goal is to have DMA that operates independently, the CPU is the one that has to configure the DMA controller to perform transfers.


The DMA controller can be dedicated to a specific DMA-capable peripheral unit or can be a more general DMA able to access various types of memory-mapped peripherals.



## Example 1 - Loopback

We'll use the DMA to transfer data from external memory to an IP block and back to the memory.

The IP block could be any kind of data producer/consumer, but in this example we will use a simple FIFO to create a loopback.



## Nexys-4 External Memory

The Nexys-4 board contains two external memories:

- a 128 Mb Cellular RAM (pseudo-static DRAM)
- a 128 Mb non-volatile serial Flash device

The Cellular RAM has an SRAM interface.

The 16MB Cellular RAM has a 16-bit bus that supports 8 or 16 bit data access.

AXI External Memory Controller (EMC) is a soft Xilinx IP core for use with external memory devices.

The core provides an AXI4 Slave Interface that can be connected to AXI4 Master or Interconnect devices in the AXI4 systems.




#### AXI DMA



The **AXI Direct Memory Access** (AXI DMA) IP core provides high-bandwidth direct memory access between the AXI4 memory mapped and AXI4-Stream IP interfaces.

Primary high-speed DMA data movement between system memory and stream target is through the AXI4 Read Master to AXI4 memory-mapped to stream (MM2S) Master, and AXI stream to memory-mapped (S2MM) Slave to AXI4 Write Master.




to program the DMA transfer + S\_AXI\_LITE from peripheral to memory + S\_AXIS\_S2MM



M\_AXI\_MM2S + from memory (interconnect)
M\_AXI\_S2MM + to interconnect and then to memory
M\_AXIS\_MM2S + from DMA to peripheral

#### FIFO




The AXI4-Stream Infrastructure IP Suite is a collection of modular IP cores that can be used to rapidly connect AXI4-Stream master/slave IP systems in an efficient manner.

**AXI4-Stream Data FIFO -** is capable of providing temporary storage (a buffer) of the AXI4-Stream data.


- Supports FIFO depths from 16-32 678 in powers of 2.
- Supports Distributed RAM, Block RAM, and UltraRAM (on select devices) memory primitive types.
- Utilizes Xilinx Parameterized Macros for automatic constraint generation and FIFO implementation.
- Supports independent read/write clocks and ACLKEN conversion.
- Supports Packet Mode (Store and Forward based on TLAST).
- Supports error correction code (ECC) with optional ECC error injection inputs.
- Optional FIFO flags: write data count, almost full, programmable full, read data count, almost empty, and programmable empty.

4096

# Block Design



### Address Editor



## Loopback Example – Further Steps

Generate output products

Create HDL Wrapper

Generate Bitstream

**Export Hardware** 


**Launch Vitis** 

Create a new standalone application – DMA\_App


## Board Support Package

A **Board Support Package (BSP)** is a collection of drivers customized to the provided hardware description.


Every application must be associated with a BSP.



## Xilinx Example C Code



## Memory Base Address




# Example 2 – Starting Point

Create a new project

Import the BD from the previous class (with EMC, DMA, FIFO (depth=4096)...)

In the DMA you can specify the maximum transfer length (to  $2^{14}$ - $1 = 16_383$  Bytes):



## Adding the IP and Further Steps

Create a new AXI-Stream connected IP (ReverseEndiannessCop) but use a new (modified) VHDL code (available on eLearning)

processes TLAST and TSTRB signals. Why?

Connect FIFO M\_AXIS to **ReverseEndiannessCop** S00\_AXIS

Connect **ReverseEndiannessCop** M00\_AXIS to DMA S\_AXIS\_S2MM

**Run Connection Automation** 

**Generate Output Products** 


Create HDL Wrapper

Generate Bitstream

Export Hardware (DMA\_ReverseEndianness.xsa)

Launch Vitis

### Address Editor



### Vitis

The C code is given on eLearning (DMAEndianness.c)

There is no need to correct the IP makefiles

Configure the right stack and heap size in the linker script and map memories as indicated:

#### Linker Script: Iscript.ld

A linker script is used to control where different sections of an executable are placed in memory. In this page, you can define new memory regions, and change the assignment of sections to memory regions. **Available Memory Regions** 

Name	Base Address	Size
microblaze_0_local_memory_ilmb_bram_if_cntlr	0x50	0xFFB0
avi ame 0 MEMO PASEADDP Mam0	0×60000000	0v1000000

#### Stack and Heap Sizes

Stack Size 0x8000 Heap Size 0x4000

#### Section to Memory Region Mapping

Section Name	Memory Region		
.text	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.note.gnu.build-id	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.init	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.fini	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.ctors	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.dtors	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.rodata	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sdata2	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sbss2	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.data	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.got	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.got1	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.got2	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.eh_frame	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.jcr	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.gcc_except_table	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sdata	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sbss	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.tdata	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.tbss	io.oblo_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.bss	axi_emc_0_MEM0_BASEADDR_Mem0		
.heap	axi_emc_0_MEM0_BASEADDR_Mem0		
stack	axi_emc_0_MEM0_BASEADDR_Mem0		

# Performance Analysis

#### **AXI-Stream**

Software Only vs. Hardware Assisted Reverse Endianess Demonstration

Array initialization tine: 53625 microseconds

00000000 5851F42D 40B18CCF 4BB5F646 47033129 30705B04 20FD5DB4 1A8B7F78

Software only reverse endianness time: 4721 microseconds

00000000 2DF45158 CF8CB140 46F6B54B 29310347 045B7030 B45DFD20 787F8B1A

Checking result: OK

Hardware assisted reverse endianness time: 1601 microseconds

00000000 2DF45158 CF8CB140 46F6B54B 29310347 045B7030 B45DFD20 787F8B1A

Checking result: OK

#### DMA

DMA with Reverse Endianness Demo Program - Entering main()... Filling memory with pseudo-random data...

Memory initialization time: 101733 microseconds

00000000 5851F42D 40B18CCF 4BB5F646 47033129 30705B04 20FD5DB4 1A8B7F78

Software only reverse endianness time: 27330 microseconds

00000000 2DF45158 CF8CB140 46F6B54B 29310347 045B7030 B45DFD20 787F8B1A

Checking result: OK

Configuring DMA...

DMA running...

Max transfer length in bytes = 16383

DMA Hardware assisted reverse endianness time: 1850 microseconds

00000000 2DF45158 CF8CB140 46F6B54B 29310347 045B7030 B45DFD20 787F8B1A

Checking result: OK


Hw speedup: ~3

Hw speedup: ~15


# Example 3 – Starting Point

Create a new project and import the BD from the previous class (having EMC, DMA, FIFO...)

Configure the DMA maximum transfer length (to  $2^{24}$ -1 = 16\_777\_215 Bytes) and disable the write channel:



## Create and Package New IP (PopCount)



## Adding the IP and Further Steps

Add the PopCount IP to the block diagram

Connect FIFO M\_AXIS to PopCount S00\_AXIS

Connect PopCount S00\_AXI to Interconnect M\_09\_AXI (add one more master port)

**Run Connection Automation** 

Modify the PopCount code

Assign PopCount in the address editor

**Generate Output Products** 

Create HDL Wrapper

Generate Bitstream

Export Hardware (DMA\_PopCount.xsa)

Launch Vitis

### Vitis

Design the C code on the basis of the example given on eLearning (DMAEndianness.c)

Correct the IP makefiles (AXI-Lite)

Configure the right stack and heap size in the linker script and map memories as indicated:

#### Linker Script: Iscript.ld

A linker script is used to control where different sections of an executable are placed in memory. In this page, you can define new memory regions, and change the assignment of sections to memory regions.

Available Memory Regions

Name	Base Address	Size
microblaze_0_local_memory_ilmb_bram_if_cntlr	0x50	0xFFB0
axi_emc_0_MEM0_BASEADDR_Mem0	0x60000000	0x1000000

Stack and Heap Sizes

#### Section to Memory Region Mapping

Section Name	Memory Region		
.text	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.note.gnu.build-id	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.init			
.fini			
.ctors			
.dtors			
.rodata			
.sdata2	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sbss2	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.data	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.got	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.got1	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.got2	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.eh_frame	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.jcr	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.gcc_except_table	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sdata	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.sbss	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.tdata	microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.tbss	iv.sht.zz_0_local_memory_ilmb_bram_if_cntlr_Mem_micro		
.bss	axi_emc_0_MEM0_BASEADDR_Mem0		
.heap	axi_emc_0_MEM0_BASEADDR_Mem0		
stack	axi_emc_0_MEM0_BASEADDR_Mem0		

### Final Remarks

At the end of this lecture you should be able to:

- Prepare the hardware platform to support DMA
- Design custom hardware modules supporting DMA

#### To do:

- Construct the considered hardware platforms
- Test the given applications in Vitis
- Complete lab. 9