RELIABILITY REPORT

FOR

MAX485ExxA

PLASTIC ENCAPSULATED DEVICES

November 19, 2002

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Bryan J. Preeshl

Quality Assurance Executive Director

Reviewed by

Conclusion

The MAX485E successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

V.Quality Assurance Information

VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX485E is a low-power transceiver for RS-485 and RS-422 communications in harsh environments. Each driver output and receiver input is protected against $\pm 15 \text{kV}$ electrostatic discharge (ESD) shocks, without latchup. This part contains one driver and one receiver. The driver slew rate of the MAX485E is not limited, allowing it to transmit up to 2.5Mbps.

This transceiver draws as little as $120\mu A$ supply current when unloaded or when fully loaded with disabled drivers . The MAX485E operates from a single +5V supply.

The driver is short-circuit current limited, and is protected against excessive power dissipation by thermal shutdown circuitry that places its output into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit.

The MAX485E is designed for half-duplex applications.

B. Absolute Maximum Ratings

<u>ltem</u>	Rating
Supply Voltage (V _{CC}) Control Input Voltage (/RE, DE) Driver Input Voltage (DI) Driver Output Voltage (Y, Z; A,B) Receiver Input Voltage (A, B) Receiver Output Voltage (RO) Storage Temp. Lead Temp. (10 sec.) Power Dissipation Derates above +70°C Continuous Power Dissipation (TA = +70°C) 8-Pin Plastic DIP	12V -0.5V to (V _{CC} + 0.5V) -0.5V to (V _{CC} + 0.5V) -8V to +12.5V -8V to +12.5V -0.5V to (V _{CC} + 0.5V) -65°C to +160°C +300°C 830mW 4.1mW/°C
8-Pin NSO Derate above +70°C 8-Pin Plastic DIP 8-Pin NSO	471mW 9.09mW/°C 5.88mW/°C

II. Manufacturing Information

A. Description/Function: ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceiver

B. Process: S3 (Standard 3 micron silicon gate CMOS)

C. Number of Device Transistors: 295

D. Fabrication Location: Oregon, USA

E. Assembly Location: Malaysia, Philippines or Thailand

F. Date of Initial Production: October, 1995

III. Packaging Information

A. Package Type:	8-Lead PDIP	8-Lead SO
B. Lead Frame:	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-1901-0137	# 05-1901-0136
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity		

Level 1

IV. Die Information

A. Dimensions: 85 x 128 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

Level 1

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

per JEDEC standard JESD22-A112:

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)
Bryan Preeshl (Executive Director)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 1360 \text{ x } 2}$$
 (Chi square value for MTTF upper limit)
$$\frac{1}{192 \text{ x } 4389 \text{ x } 1360 \text{ x } 2}$$
 Temperature Acceleration factor assuming an activation energy of 0.8eV
$$\lambda = 0.80 \text{ x } 10^{-9}$$

$$\lambda = 0.80 \text{ F.I.T. } (60\% \text{ confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-0053) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The RS29 die type has been found to have all pins able to withstand a transient pulse of \pm 3000V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Additionally, the MAX485E has achieved \pm 15kV ESD protection using both methods 3015 and IEC 801-2 (air-gap discharge) on the I/O pins.

Latch-Up testing has shown that this device withstands a current of ±250mA and/or ±20V.

Table 1
Reliability Evaluation Test Results
MAX485ExxE

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		1360	0
Moisture Testin	g (Note 2)				
Pressure Pot	Ta = 121°C	DC Parameters	PDIP	77	0
	P = 15 psi. RH= 100% Time = 96hrs.	& functionality	NSO	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic process/package data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)		
1.	All pins except V _{PS1} 3/	All V _{PS1} pins		
2.	All input and output pins	All other input-output pins		

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\lambda_{S1} \), or \(\lambda_{S2} \) or \(\lambda_{S3} \) or \(\lambda_{CC1} \), or \(\lambda_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8





PKG.CODE: S8-5		APPROVALS	DATE	NIXIXI	// I
CAV./PAD SIZE:	PKG.			BUILDSHEET NUMBER	REV.:
95 X 155	DESIGN			9 5-1901-0137	A

