


```
Default values (internal flags):
    cpuReqRegWrEn<=0
    victimRegWrEn<=0
    tagLookupEn<=0
    tagWrEn<=0
    tagWrSetDirty<=0
    dataArrayWrEn<=0
    dataArrayWrWord<=0
    busOutEn<=0
    cacheRdOutEn<=0

Default values (outputs):
    cacheDone<=0
    busReq<=0</pre>
```

## Cache controller read state machine Inputs and outputs Cache: inputs\_cpu: cacheCs, cacheRead, cacheWrite, cacheAddr, cacheWrData, outputs\_cpu: cacheRdData, cacheDone outputs\_bus: busReq, busAddr, busData


inputs\_bus: busGrant,

busData



```
Default values (internal flags):
cpuReqRegWrEn<=0
victimRegWrEn<=0
tagLookupEn<=0
tagWrEn<=0
tagWrSetDirty<=0
dataArrayWrEn<=0
dataArrayWrWord<=0
busOutEn<=0
cacheRdOutEn<=0
Default values (outputs):
cacheDone<=0
busReq<=0
```


## Cache controller write state machine Inputs and outputs Cache: inputs\_cpu: cacheCs, cacheRead, cacheWrite, cacheAddr, cacheWrData, outputs\_cpu: cacheRdData, cacheDone outputs\_bus: busReq, busAddr, busData inputs\_bus: busGrant, busData




```
Default values (internal flags):
   arbiterArbitrate<=0
   busOutEn<=0

Default values (outputs):
   busGrant<=0
   memCs<=0</pre>
```

## Bus controller state machine: inputs cache: busReq[], busAddr. busData, busCmd outputs cache: busData, busGrant[] outputs mem: memCs, memRead, memWrite, memWriteWord, memWrData inputs mem: memDone, memRdData





Bus controller datapath