

B. Tech. IN ELECTRONICS AND COMMUNICATION ENGINEERING- VLSI

COURSE PLAN: LABORATORY COURSE

Department:	ECE (VLSI)			
Course Name & code:	FPGA-based system design using Verilog lab & ECE2243			
Semester & branch:	IV	Electronics and Communication		
Semester & Dranch.	1 V	Engineering (VLSI)		
Name of the faculty:	CSR, MK, SKT, BM			

Instructions to the students

- 1. Students should carry the lab manual and observation book to every lab session.
- 2. Be on time and follow the institution's dress code.
- 3. You should try to analyze and understand the solved problems and then try to solve all the exercise problems of the experiment in the lab.
- 4. Maintaining an observation copy is compulsory for all, where the results of all the problems solved in the lab should be appropriately noted down.
- 5. You must get your results verified and observation copies checked by the instructor before leaving the lab for the day.
- 6. You should maintain a folder of all the programs you do in the lab on the computer you used by your registration number. You are also advised to keep a backup of it.
- 7. Use of external storage media during lab is not allowed.
- 8. Maintain the timings and the discipline of the lab.

Evaluation plan

- Internal assessment marks: 60% (60 marks)
 - o Continuous evaluation component (for each experiment): 10 marks
 - Assessment is based on preparation, conduction of each experiment, exercise problems, maintaining the observation note, and answering the questions related to the experiment.
 - Total marks of the 9 regular experiments scaled to 50 marks + mini project carries 10 marks

Note: Follow the code of conduct (punctual, disciplined, and sincere)

• End semester exam assessment: 40% (40 marks)

Write up: 12 marks
 Conduction: 12 marks
 Results: 8 marks
 Viva-voce: 8 marks

Experiment No. 2

Verilog Dataflow Modeling

OBJECTIVE: To understand the concepts related to dataflow modeling style and write Verilog Programs on it.

THEORY: *Modules* are the basic building blocks for modeling. The module is the principal design entity in Verilog.

Module Declaration:

The first line of a module declaration specifies the *module name* and *port list* (arguments). The next few lines specify the *i/o type* (input, output or inout) and *width* of each port.

Syntax:

Dataflow modeling:

The data-flow model uses concurrent signal assignment statements (The order of assign statements does not matter). Dataflow modeling uses continuous assignment statements with keyword assign.

assign Y = Boolean Expression using variables and operators.

A dataflow description is based on function rather than structure and uses several bit-wise operators.

Bitwise Verilog Operator	Symbol
NOT	~
AND	&
OR	
XOR	٨
XNOR	^~ or ~^

EXAMPLE 2.1: Write a dataflow Verilog code to realize the given logic function in SOP form $y(a, b, c) = \Sigma(1, 4, 7)$ and verify the design by simulation.

Solution: $y(a, b, c) = \overline{a}.\overline{b}.c + a.\overline{b}.\overline{c} + a.b.c$

Verilog Code:

```
module SOP(a,b,c,y);
  input a,b,c;
  output y;
  assign y = a & b & c | ~a & ~b & c | a & ~b & ~c;
endmodule
```

Simulation Results:

Input: a = 1, b = 1, c=1

Output: y = 1




Fig. 2.1: Simulation results of example 2.1

EXAMPLE 2.2: Write a dataflow Verilog code for a 2-to-4 decoder with active low enable input and active low outputs and verify the design by simulation.

Solution:

Truth Table of 2-to-4 decoder with active low enable input and active low outputs.

Input			Output				
E	B(MSB)	A	D3(MSB)	D2	D1	D 0	
1	X	X	1	1	1	1	
0	0	0	1	1	1	0	
0	1	0	1	1	0	1	
0	0	1	1	0	1	1	
0	1	1	0	1	1	1	

```
module decoder(
input A,B,E,
output D0,D1,D2,D3
);
assign D0= A|B|E;
assign D1= A|~B|E;
assign D2= ~A|B|E;
```

```
assign D3= \sim A \mid \sim B \mid E; endmodule
```

Input: E = 0, B (MSB) = 1, A (LSB) = 0

Output: D [3:0] = 1011




Fig. 2.2: Simulation results of example 2.2

EXAMPLE 2.3: Write a dataflow Verilog code for 8- to-1 multiplexer with active low select input and verify the design by simulation.

Solution: The truth table of an 8- to-1 multiplexer, where **select**[2:0] are the select lines, \mathbf{d} [7:0] are the input lines and \mathbf{q} is the output line, is as follows:

select[2]	select[1]	select[0]	q
0	0	0	d[7]
0	0	1	d[6]
0	1	0	d[5]
0	1	1	d[4]
1	0	0	d[3]
1	0	1	d[2]
1	1	0	d[1]
1	1	1	d[0]

```
module mux1( select, d, q );
   input [2:0] select;
   input [7:0] d;
   output q;
   assign q = d [~select];
endmodule
```

Input: select[2:0]=101; d[7:0]=10101010

Output: q = 0





Fig. 2.3: Simulation results of example 2.3

EXAMPLE 2.4: Write a dataflow Verilog code for a 4-bit binary-to-gray code converter and verify the design by simulation.

Solution:



Verilog Code:

```
module binarytogray(
input [0:3] b,
output [0:3] g
);
  assign g[3]=b[3];
  assign g[2]=b[3]^b[2];
  assign g[1]=b[2]^b[1];
  assign g[0]=b[0]^b[1];
endmodule
```

Simulation Results:

Input: b $[3:0] = 0101_2$ **Output:** g $[3:0] = 0111_2$



Fig. 2.4: Simulation results of example-2.4

EXERCISE PROBLEMS:

1. Write a dataflow Verilog code to realize the given logic function in POS form and verify the design by simulation.

$$F = (\overline{A} + \overline{B} + C).(\overline{A} + \overline{B} + \overline{C}).(A + B + C).(A + B + \overline{C})$$

- 2. Write a dataflow Verilog code for the following digital building blocks and verify the design by simulation: [i]. full adder, [ii]. full subtractor, [iii]. three variable majority function, [iv]. three input ex-nor function, [v]. two-bit equality detector.
- 3. Write a dataflow Verilog code for an 8- to-3 encoder with enable input and verify the design by simulation.
- 4. Write a dataflow Verilog code for an 8-to-3 priority encoder and verify the design by simulation.
- 5. Write a dataflow Verilog code for a 4-bit gray-to-binary code converter and verify the design by simulation.
- 6. Write a dataflow Verilog code for the 8421 to 2421 code converter and verify the design by simulation.
- 7. Write a dataflow Verilog code for a 1-bit magnitude comparator and verify the design by simulation.
- 8. Write a dataflow Verilog code for the N-bit magnitude comparator and verify the design by simulation.
- 9. Write a dataflow Verilog code for a 4-bit adder and verify the design by simulation.

Experiment No. 3

Verilog Sequential Modeling

OBJECTIVE: To understand the concepts related to sequential modeling style and write Verilog programs using the same.

THEORY: To model the behavior of a digital description using sequential modeling, the following two statements are primarily used:

- i) Initial statement
- ii) Always statement

Initial statement: An initial statement executes only once. It begins its execution at the start of the simulation, which is at time t = 0.

Syntax:

initial

[timing_control] procedural_statement

Always statement: An always statement executes repeatedly. Just like the initial statement, an always statement also begins execution at time t=0.

Syntax:

always

[timing control] procedural statement

Only a *register* data type can be assigned a value in either of these statements. Such data type retains its value until a new value is assigned. All initial and always statements begin execution at time t = 0 concurrently. If no delays are specified in a procedural assignment, zero delay is the default; that is, the assignment occurs instantaneously.

EXAMPLE 3.1: Write a sequential Verilog code for an 8-to-3 priority encoder with active high enable input and verify the design by simulation.

Solution: Truth Table of 8-to-3 priority encoder with active high enable input

	Input						Output				
Е	D7	D6	D5	D4	D3	D2	D1	D0	Q2	Q1	Q0
0	X	X	X	X	X	X	X	X	X	X	X
1	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	X	0	0	1
1	0	0	0	0	0	1	X	X	0	1	0
1	0	0	0	0	1	X	X	X	0	1	1
1	0	0	0	1	X	X	X	X	1	0	0
1	0	0	1	X	X	X	X	X	1	0	1
1	0	1	X	X	X	X	X	X	1	1	0
1	1	X	X	X	X	X	X	X	1	1	1

Verilog Code:

```
module encoder(D,Q,E);
    input [7:0] D;
    input E;
    output [2:0] Q;
    reg [2:0] Q;
    always @(D or E)
    begin
         if (E = = 1)
             casez (D)
                  8'b00000001: Q=3'b000;
                  8'b0000001?: Q=3'b001;
                  8'b000001??: Q=3'b010;
                  8'b00001???: Q=3'b011;
                  8'b0001????: Q=3'b100;
                  8'b001?????: Q=3'b101;
                  8'b01??????: Q=3'b110;
                  8'b1???????: Q=3'b111;
             endcase
         else
             Q=3'bX;
    end
endmodule
```

Simulation Results:

Input: D [7:0] = $00100 \ 010$, E = 1

Output: Q[2:0] = 101



Fig. 3.1: Simulation results of example 3.1

EXAMPLE 3.2: Write a sequential Verilog code for a 3-bit binary ripple-up counter and verify the design by simulation.

Verilog Code:

`timescale 1ns / 1ps

```
module counter( clk, count );
         input clk;
         output [2:0] count;
         reg [2:0] count;
         wire clk;
         initial
              count = 3'b0;
         always @ ( negedge clk )
              count[0] <= ~count[0];
         always @( negedge count[0] )
              count[1] <= ~count[1];
         always @( negedge count[1] )
              count[2] <= ~count[2];
    endmodule
Testbench:
    module counter tb;
         req clk;
         wire [2:0] count;
         counter cnter( .clk(clk), .count( count ) );
         initial
              begin
                   clk = 0;
                   #200 $finish;
              end
         always
              begin
                   #2 clk = \simclk;
              end
         always @( posedge clk)
              $display("Count = %b", count );
    endmodule
Simulation Results:
    Output: 000 - - 001 - - 010 - - 011 - - 100 - - 101 - - 110 - - 111
```





Fig. 3.2: Simulation results of example 3.2

EXAMPLE 3.3: Write a sequential Verilog code for 1010 overlapping sequence detector with active low reset and positive edge triggered clock (use parameter declaration) and verify the design by simulation.

Solution:



Overlapping 1010 sequence detector block and state diagram [Format: din/y]

```
module melfsm(din, reset, clk, y);
  input din;
  input clk;
  input reset;
  output reg y;
  reg [1:0] cst, nst;
  parameter S0 = 2'b00, //all state
             S1 = 2'b01,
            S2 = 2'b10,
             S3 = 2'b11;
  always @(cst or din)
    begin
      case (cst)
           S0: if (din == 1'b1)
                  begin
                       nst = S1;
                       y=1 'b0;
                  end
```

```
else
         begin
              nst = cst;
              y=1 'b0;
         end
S1: if (din = = 1'b0)
         begin
              nst = S2;
              y=1'b0;
         end
    else
         begin
              y=1 b0;
              nst = cst;
         end
S2: if (din = = 1'b1)
         begin
              nst = S3;
              y=1 'b0;
         end
    else
         begin
              nst = S0;
              y=1 'b0;
         end
S3: if (din = = 1'b0)
         begin
              nst = S2;
              y=1 'b1;
         end
    else
         begin
              nst = S1;
              y=1 'b0;
```

```
end
    default:
        nst = S0;
    endcase
    end
always@(posedge clk)
    begin
    if (reset)
        cst<= S0;
    else
        cst<= nst;
    end
    end
endmodule</pre>
```

Input: din:1010 **Output:** y: 0 0 0 1




Fig. 3.3: Simulation results of example 3.3

EXAMPLE 3.4: Write a sequential Verilog code for a 4-bit ring counter and verify the design by simulation.

Solution:

Table showing output sequence of the 4-bit ring counter

Count Order	Sequence
0	1000
1	0100
2	0010
3	0001

```
module Ringcounter(q,clk,clr);
```

```
input clk, clr;
         output [3:0] q;
         reg [3:0] q;
         always @(posedge clk)
              if(clr = =1)
                   q<=4'b1000;
              else
                   begin
                       q[3] \le q[0];
                        q[2] \le q[3];
                        q[1] \le q[2];
                        q[0] \le q[1];
                   end
         end
    endmodule
Test Bench:
    module ringtest;
         // Inputs
         reg clk;
         reg clr;
         // Outputs
         wire [3:0] q;
         // Instantiate the Unit Under Test (UUT)
         Ringcounter uut (
              .q(q),
              .clk(clk),
              .clr(clr)
         );
         always
         begin
              #50 clk=1'b1;
              #50 clk=1'b0;
         end
```

```
initial
  begin

// Initialize Inputs
     clk = 0;
     clr = 0;
     #50 clr = 1'b1;
     #100 clr = 1'b0;

// Wait 100 ns for global reset to finish
     #100;
  end
```

endmodule

Simulation Results:

Output: 1000 --- 0100 --- 0010 --- 0001--- 1000 ----



Fig. 3.4: Simulation results of example 3.4

EXERCISE PROBLEMS:

- 1. Write the sequential Verilog code for N bit full adder (assume N=4 and use for-loop statement) and verify the design by simulation.
- 2. Write the sequential Verilog code for the synchronous mod 5 counter and verify the design by simulation.
- 3. Write a sequential Verilog code for a 4-bit priority encoder and verify the design by simulation.
- 4. Write the sequential Verilog code for Master-Slave JK flip-flop (assume delay of master and slave as 2 ns and 1ns respectively) and verify the design by simulation.
- 5. Write sequential Verilog code for 4-bit universal shift register and verify the design by simulation.
- 6. Write sequential Verilog code to model ACTEL ACT 1 Logic Module (Use initial statement) and verify the design by simulation.

Experiment. No. 4

Verilog Structural Modeling

OBJECTIVE: To understand the concepts related to structural modeling style and write Verilog programs on it.

THEORY: Structures can be described in Verilog HDL using

- i) Built-in gate primitives (at the gate level)
- ii) Switch level primitives (at the transistor level)
- iii) User-defined primitives (at the gate level)
- iv) Module primitives (to create hierarchy)


A module can be instantiated in another module, thus creating a hierarchy. A module instantiation statement is of the form:

Port association can be by position or by name, however associations cannot be mixed. A port association is of the form.

In positional association, the port expressions connect to the module's ports in the specified order. In association by name, the connection between the module port and the port expression is explicitly specified, and thus, the order of port associations is not important.

EXAMPLE 4.1: Write structural Verilog code for 8:1 multiplexer using 2:1 multiplexers and verify the design by simulation.

Solution:



Structure of 8:1 multiplexer using 2:1 multiplexers

Verilog Code:

```
module mux 2to1(
input A,B,S,
output Y
     );
     wire Sbar;
     assign S bar=~S;
     assign Y=((Sbar& A) | (S & B));
endmodule
module mux8to1(D, sel, F);
     input [7:0] D;
     input [2:0] sel;
     output F;
     wire W [6:1];
     mux 2to1 M1(D[0],D[1],sel[0],W[1]);
     mux 2 \text{to1} \text{ M2}(D[2], D[3], \text{sel}[0], W[2]);
     mux 2 \text{to1 M3}(D[4], D[5], \text{sel}[0], W[3]);
     mux 2 \text{to1} \text{ M4}(D[6], D[7], \text{sel}[0], W[4]);
     mux 2to1 M5(W[1], W[2], sel[1], W[5]);
     mux 2to1 M6(W[3], W[4], sel[1], W[6]);
     mux 2to1 M7(W[5], W[6], sel[2], F);
endmodule.
```

Simulation Results:

Input: $D[7:0] = 0001 \ 0000_2$; $sel[2:0] = 100_2$;


Output: F = 1



Fig. 4.1: Simulation results of example 4.1

EXAMPLE 4.2: Write hierarchical structural Verilog code for 4-bit ripple carry adder using full-adder component and verify the design by simulation.

Solution:



4 bit ripple carry adder using full-adder blocks

Verilog Code:

```
module adder (input a, input b, input cin, output s, output cout);
  assign s=a^b^cin;
  assign cout=(a&b) | (b&cin) | (cin&a);
endmodule
module
        rippleadd(input
                                               [3:0] b, input
                           [3:0]
                                   a,
                                       input
cin,output [3:0] s,output cout);
  wire [3:0] sumout;
  wire [3:0] carryout;
  adder fal(a[0],b[0],cin, sumout[0],carryout[0]);
  adder fa2(a[1],b[1],carryout[0],sumout[1], carryout[1]);
  adder fa3(a[2],b[2],carryout[1],sumout[2], carryout[2]);
  adder fa4(a[3],b[3],carryout[2],sumout[3], carryout[3]);
  assign s= sumout;
  assign cout = carryout[3];
endmodule
```

Simulation Results:

Input: $a[3:0] = 0110_2$, $b[3:0] = 0100_2$, $cin = 0_2$

Output: $s[3:0] = 1010_2$, cout = 0_2





Fig. 4.2: Simulation results of example 4.2

EXAMPLE 4.3: Write structural Verilog code for a 3-bit ripple up/down counter and verify the design by simulation.

Solution:



3-bit ripple up/down counter realization using JK flip-flops

```
`timescale 1ns / 1ps
module Jk_FF(j,k,clock,q,qb);
  input j,k,clock;
  output reg q,qb;
  initial
      begin
           q=1;
           qb=0;
       end
  always@(posedge clock)
      begin
           case({j,k})
           2'b00 :q=q;
           2'b01 :q=0;
           2'b10 :q=1;
           2'b11 :q=~q;
           default :q=0;
           endcase
           qb <= \sim q;
       end
endmodule
```

```
module jk_up_down_counter(input clk,input M,output
[2:0]Q);
  wire S1,S2,S3,S4,S5,S6,S7,S8,S9;
  Jk_FF  JK1(1'b1,1'b1,clk,Q[0],S1),
       JK2(1'b1,1'b1,S4,Q[1],S5),
       JK3(1'b1,1'b1,S8,Q[2],);
  and A1(S2,S9,Q[0]),A2(S3,S1,M),A3(S7,Q[1],S9),
      A4(S6,S5,M);
  or or1 (S4,S2,S3),or2 (S8,S7,S6);
  not not1(S9,M);
endmodule
```

Input: M = 1 (UP mode)

Output: 000 - - 001 - - 010 - - 011 - - 100 - - 101 - -





Figure 4.3: Simulation results of example 4.3

EXAMPLE 4.4: Write structural Verilog code for 4:1 multiplexer using 2:1 multiplexer and verify the design by simulation.

Solution:



4:1 multiplexer using 2:1 multiplexers

Verilog Code:

```
module mux4to1(a,sel,out);
  input [3:0] a;
  input [1:0] sel;
  output out;
  wire mux[2:0];

Mux2to1 m1(a[0], a[1], sel[0], mux_1);
  Mux2to1 m2(a[2], a[3], sel[0], mux_2);
  Mux2to1 m3(mux_1,mux_2,sel[1],out);
endmodule
```

Simulation Results:

Input: $sel[1:0] = 10_2$, a[3] = 0, a[2] = 1, a[1] = 0, a[0] = 1

Output: out = 1




Figure 4.4: Simulation results of example-4.4

EXERCISE PROBLEMS:

- 1. Write structural Verilog code for mod-10 ripple counter and verify the design by simulation.
- 2. Write structural Verilog code for (a) 4-bit SIPO shift register and (b) 4-bit PISO shift register and verify the design by simulation.
- 3. Write structural Verilog code for 4-bit carry look-ahead adder and verify the design by simulation.
- 4. Write structural Verilog code for 4-bit carry save multiplier and verify the design by simulation.
- 5. Write structural Verilog code for a 4-bit binary-to-gray code converter and verify the design by simulation.

Experiment No. 5

Verilog Switch Level and Mixed-mode Modeling


OBJECTIVE: To study switch level and mixed mode style of Verilog with examples

THEORY: Usually, transistor level modeling is referred to as modeling the hardware structures using transistor models with analog inputs and outputs. On the other hand, gate level modeling refers to modeling hard-ware structures using gate models with digital input and output signal values. Between these two modeling schemes is what is referred to as switch level modeling. At this level, a hardware component is described at the transistor level, but transistors only exhibit digital behavior and their input, and output signal values are only limited to digital values. At the switch level, transistors behave as on-off switches. Verilog uses a 4-value logic value system, so Verilog switch input and output signals can take any of the four 0, 1, Z, and X logic values.

Syntax:

```
nmos n1(out, data, control);
pmos p1(out, data, control);
```


The two MOS switches, namely nmos and pmos, are used to model NMOS and PMOS transistors, respectively, and their symbols are as follows:



Symbol for NMOS and PMOS transistor

EXAMPLE 5.1: Write switch level Verilog description of the following and verify the design by simulation: [i] CMOS inverter, [ii] 3 input CMOS NOR gate.

Solution: [i] CMOS inverter



CMOS Inverter

```
Verilog Code:
```

```
module cmos1(out,in);
         output out;
         input in;
         supply1 vdd;
         supply0 gnd;
         wire out;
         pmos M1 (out, vdd, in);
         nmos M2 (out, qnd, in);
    endmodule
Test bench:
    module cmos1 test;
         // Inputs
         reg in;
         // Outputs
         wire out;
         // Instantiate the Unit Under Test (UUT)
         cmos1 uut (.out(out), .in(in));
         initial
             begin
                  // Input Stimuli
                  in = 1'b0;
                  #100;
                  in = 1'b1;
                  #100;
              end
    endmodule
```

Input: in = 1 **Output:** out = 0





Fig. 5.1(a): Simulation results of example 5.1[i]

[ii] 3 input CMOS NOR gate



Three input CMOS NOR gate

Verilog Code:

```
module nor_3_cmos(out,a,b,c);
  output out;
  input a,b,c;
  supply1 vdd;
  supply0 gnd;
  pmos M1(e,vdd,c);
  pmos M2(d,e,b);
  pmos M3(out,d,a);
  nmos M4(out,gnd,a);
  nmos M5(out,gnd,b);
  nmos M6(out,gnd,c);
endmodule
```

Testbanch:

```
module nor_3_tb;
    // Inputs
    reg a;
    reg b;
```

```
reg c;
    // Outputs
    wire out;
    // Instantiate the Unit Under Test (UUT)
    nor 3 cmosuut (.out(out),.a(a),.b(b),.c(c));
    initial
         begin
             // Input Stimuli
             a=1'b0;b=1'b0;c=1'b0;
             #5 a=1'b0;b=1'b0;c=1'b1;
             #5 a=1'b0;b=1'b1;c=1'b0;
             #5 a=1'b0;b=1'b1;c=1'b1;
             #5 a=1'b1;b=1'b0;c=1'b0;
             #5 a=1'b1;b=1'b0;c=1'b1;
             #5 a=1'b1;b=1'b1;c=1'b0;
             #5 a=1'b1;b=1'b1;c=1'b1;
         end
    initial
    $monitor($time, "out=%b, a=%b, c=%b", out, a, b, c);
endmodule.
```

Input: a = 1, b = 1, c = 1


Output: out = 0



Fig. 5.1(b): Simulation results of example 5.1[ii]

EXAMPLE 5.2: Write a Verilog code for 1-bit full adder using mixed style of modeling and verify the design by simulation.

Solution:



Full adder in terms of half adders

```
module fulladder task(a,b,cin,sum,carry);
  input a,b,cin;
  output sum, carry;
  reg sum, carry;
  reg s1, s2, s3, s4, s5, s6, s7;
  always@(a or b or cin)
  begin
       s4=a;
       s5=b;
       s6=cin;
       halfadder task(s4,s5,s1,s2);
       halfadder task(s1,s6,s7,s3);
       carry=s2|s3;
       sum=s7;
       $display("sum=%b carry=%b", sum, carry);
  end
  task halfadder task;
       input 1,m;
       output y,z;
       begin
           y=1^m;
           z=1&m;
       end
  endtask
endmodule
```

Test bench:

```
module full test;
    // Inputs
    req a;
    req b;
    reg cin;
    // Outputs
    wire sum;
    wire carry;
    // Instantiate the Unit Under Test (UUT)
    fulladder task uut (.a(a),.b(b),.cin(cin),
                    .sum(sum), .carry(carry));
    initial
    begin
         // Input Stimuli
         $monitor($time,"a=%b b=%b cin=%b sum=%b
                  carry=%b",a,b,cin,sum,carry);
         a=0; b=0; cin=0;
         #10 a=0; b=0; cin=1;
         #10 a=0; b=1; cin=0;
         #10 a=0; b=1; cin=1;
         #10 a=1; b=0; cin=0;
         #10 a=1; b=0; cin=1;
         #10 a=1; b=1; cin=0;
         #10 a=1; b=1; cin=1;
    end
endmodule.
```

Simulation Results:

Input: a = 1, b = 0, cin = 0**Output:** Sum = 1, carry = 0





Fig. 5.2: Simulation results of example 5.2

EXAMPLE 5.3: Write switch level Verilog code of a D-latch using PMOS and NMOS switches and verify the design by simulation.

Solution:



CMOS circuit of D latch

```
module d_latch(d,q,qbar);
    input d;
    output q;
    output qbar;
```

```
wire temp1, temp2, dbar;
         supply1 vdd;
         supply0 gnd;
         pmos p1 (dbar, vdd, d);
         nmos n1(dbar,gnd,d);
         pmos q5(temp2, vdd, dbar);
         nmos q8 (q, qnd, dbar);
         pmos g6(q,temp2,qbar);
         nmos g7(q,gnd,qbar);
         pmos g1(temp1, vdd, d);
         pmos g2(qbar,temp1,q);
         nmos g4(qbar, gnd, d);
         nmos g3(qbar,gnd,q);
    endmodule
Test bench:
       module dlatch tb;
         reg d;
         wire q;
         wire qbar;
         d latch uut (.d(d), .q(q), .qbar(qbar));
         initial
              begin
                   d=1;
                   #100;
                   d=0;
              end
    endmodule
Simulation Results:
Input: d = 1
Output: q = 1, qbar = 0
```





Fig. 5.3: Simulation results of example-5.3

EXAMPLE 5.4: Write switch level Verilog code for 1-bit CMOS shift register celland verify the circuit operation by simulation.

Solution:



1-bit CMOS shift register cell

Verilog Code:

```
module sr(data, pcontrol, ncontrol, out);
  input data;
  input pcontrol;
  input ncontrol;
  output out;

nmos (out,data,ncontrol);
  pmos (out,data,pcontrol);
endmodule
```

Test bench:

```
module CMOS_Cell_tb;
    reg data; // Inputs
    reg pcontrol;
    reg ncontrol;
```

```
wire out; // Output
// Instantiate the Unit Under Test (UUT)
sr uut (.data(data), .pcontrol(pcontrol),
         .ncontrol(ncontrol), .out(out));
initial
    begin
         // Input Stimuli
         data = 0;
         pcontrol = 0;
         ncontrol = 1;
         #100;
         data = 1;
         pcontrol = 0;
         ncontrol = 1;
         #100;
         data = 1;
         pcontrol = 0;
         ncontrol = 0;
         #100;
         data = 1;
         pcontrol = 1;
         ncontrol = 1;
         #100;
         data = 1;
         pcontrol = 1;
         ncontrol = 0;
    end
```

endmodule

Input: data = 1, pcontrol = 0, ncontrol = 1

Output: out = 1




Fig. 5.4: Simulation results of example-5.4

EXERCISE PROGRAMS:

1. Write a switch level Verilog code for the following combinational logic using both gate based, and TG based approach

$$Y = \overline{(AB + CD)}$$

- 2. Write switch level Verilog code for a 3 input CMOS NAND gate with test benches.
- 3. Write a Verilog code for ALU using mixed style of modelling. Model the addition operation using carry-look ahead adders. The operation code for selection is given below.

Operation Code	Operation
00	Addition
01	Multiplication
10	Integer Division
11	No operation

Experiment No. 6

Verilog examples using tasks, functions, and user defined primitives

OBJECTIVE: To study switch level and mixed mode style of Verilog with examples

THEORY:

Task: A task provides the ability to execute common pieces of code from several different places. This common piece of code is written as task so it can be called from different places in the design discerption.

A task is delimited by the keywords task and endtask. The syntax for a task declaration is as follows:

Function: Functions are behavioral statements. Functions must be called within always or initial. Functions take one or more inputs, and, in contrast to task, they return only a single output value. Functions are delimited by the keywords function and endfunction and are used to implement combinational logic; therefore, functions cannot contain event controls or timing controls.


User defined primitive: The syntax for a user defined primitive (UDP) is similar to that for declaring a module. The definition begins with the keyword primitive and ends with the keyword endprimitive. The UDP contains a name and a list of ports, which are declared as input or output. For a sequential UDP, the output port is declared as reg. UDPs can have one or more scalar inputs, but only one scalar output. UDPs do not support input ports

```
primitive udp_name (output,input_1,input_2, ..., input_n);
```

```
output output;
input input_1, input_2, ..., input_n;
regs equential_output; //for sequential UDPs
initial //for sequential UDPs
   table
   ...state table entries...
   endtable
endprimitive
```

EXAMPLE 6.1: Write a Verilog code using task to perform logical operations on two 8-bit vectors a[7:0] and b[7:0]. The logical operations are: AND, NAND, OR, NOR, exclusive-OR, and exclusive-NOR.

Solution:



Block performing logical operations on two 8-bit data

```
//invoke the task
    a=8'b1110 0111; b=8'b1110 0111;
    logical (a, b, a and b, a nand b, a or b,
             a nor b, a xor b, a xnor b);
    //invoke the task
    a=8'b0000 0111; b=8'b0000 0111;
    logical (a, b, a and b, a nand b, a or b,
             a nor b, a xor b, a xnor b);
    //invoke the task
    a=8'b0101 0101; b=8'b1010 1010;
    logical (a, b, a and b, a nand b, a or b,
             a nor b, a xor b, a xnor b);
end
task logical;
    input [7:0] a, b;
    output [7:0] a and b, a nand b, a or b,
             a nor b, a xor b, a xnor b;
    begin
    a and b = a \& b;
    a nand b = \sim (a \& b);
    a \text{ or } b = a \mid b;
    a nor b = \sim (a \mid b);
    a xor b = a ^ b;
    a xnor b = \sim (a \land b);
    $display ("a=%b, b=%b, a and b=%b,
    a nand b=%b,
             a or b=%b, a nor b=%b, a xor b=%b,
             a xnor b=%b", a, b, a and b,
```

end

endtask

endmodule

Simulation Results:

Input: $a[7:0] = 0101 \ 0101_2, \ b[7:0] = 1010 \ 1010_2$

Output: a_and_b[7:0] = 0000 00002; a_nand_b[7:0] = 1111111112; a_or_b[7:0] = 1111111112; a_nor_b[7:0] = 000000002; a_xor_b[7:0] = 1111111112; a_xnor_b[7:0] = 0000000002





Fig. 6.1: Simulation results of example 6.1

EXAMPLE 6.2: Write a Verilog code for the expression $z_1 = x_1 x_2 + x_3 x_4 + x_2' x_3'$ using the user defined AND, and OR gate primitives.

Solution:



SOP expression using AND gate and OR gate as UDP

```
//UDP for a 2-input AND gate
primitive udp_and2 (z1, x1, x2); //output is listed first
   input x1, x2;
   output z1;

  //define state table
  table
   //inputs are the same order as the input list
```

```
// x1 x2 : z1; comment is for readability
             0 0 : 0;
             0 1 : 0;
             1 0 : 0;
             1 1 : 1;
        endtable
   endprimitive
  //UDP for a 3-input OR gate
 primitive udp or3 (z1, x1, x2, x3); //output is listed
first
     input x1, x2, x3;
     output z1;
     //define state table
     table
     //inputs are the same order as the input list
     // x1 x2 x3 : z1; comment is for readability
        0 0 0 : 0;
        0 0 1 : 1;
        0 1 0 : 1;
        0 1 1 : 1;
        1 0 0 : 1;
        1 0 1 : 1;
        1 1 0 : 1;
        1 1 1 : 1;
     endtable
  endprimitive
  //sum of products using UDPs for the AND gate and OR gate
  module udp sop (x1, x2, x3, x4, z1);
        input x1, x2, x3, x4;
        output z1;
        //define internal nets
        wire net1, net2, net3;
        //instantiate the udps
        udp and2 (net1, x1, x2);
        udp and2 (net2, x3, x4);
```

```
udp_and2 (net3, ~x2, ~x3);
udp_or3 (z1, net1, net2, net3);
endmodule
```

Input: $x_1 = 1_2$; $x_2 = 1_2$; $x_3 = 0_2$; $x_4 = 1_2$

Output: $z_1=1$





Fig. 6.2: Simulation results of example 6.2

EXAMPLE 6.3: Write a Verilog code for full adder using 3 input XOR gate as UDP and, AND and OR gates as built-in primitives.

Solution:



Full adder using basic gates

```
Verilog Code:
```

```
//UDP for a 3-input exclusive-OR
primitive udp xor2 (z1, x1, x2,x3);
  input x1, x2, x3;
  output z1;
  //define state table
  table
    //inputs are in the same order as the input list
    // x1 x2 x3 : z1; comment is for readability
      0 0 0 : 0;
      0 0 1 : 1;
      0 1 0 : 1;
      0 1 1 : 0;
      1 0 0 : 1;
      1 0 1 : 0;
      1 1 0 : 0;
      1 1 1 : 1;
  endtable
endprimitive
//full adder using a UDP and built-in primitives
module full_adder_udp (a, b, cin, sum, cout);
  input a, b, cin;
  output sum, cout;
  //define internal nets
  wire net1, net2, net3;
  //instantiate the udps and built-in primitive
  udp xor2 (sum, a, b, cin);
  and inst1 (net1, a, b);
  and inst2 (net2, b, cin);
  and inst3 (net3, a, cin);
  or inst3 (cout, net3, net2, net1);
```

endmodule

Simulation Results

Input: $a = 1_2$; $b = 1_2$; $cin = 1_2$ Output: $sum = 1_2$; $cout = 1_2$





Fig. 6.3: Simulation results of example 6.3

EXAMPLE 6.4: Write a sequential Verilog code for 3-bit binary-to-gray code converter using function that evaluates the two-input EX-OR expression and verify the code by simulation.

Solution:



Binary-to-gray code converter

```
module Func_exm (b0, b1,b2,g0,g1,g2);
  input b0, b1,b2;
  output g0,g1,g2;
  reg g0,g1,g2;
  always @ (b0,b1,b2)
    begin
    g0= exp (b0, b1);
    g1= exp (b1, b2);
    g2= exp (0, b2);
    end

function exp;
  input a, b;
  begin
    exp = a ^ b;
```

end endfunction endmodule

Simulation Results:

Input: $b[3:0] = 101_2$ **Output:** $g[3:0] = 111_2$




Fig. 6.4: Simulation results of example 6.4

EXERCISE PROBLEMS:

- 1. Write a Verilog code of 4-to-1 multiplexer as UDP and verify the design description by simulation.
- 2. Write a Verilog code for 4-bit binary-to-gray code converter using two-input xor gate UDP and verify the design by simulation.
- 3. Write a Verilog code to define and call the function that evaluates the two-input xor expression and verify the code by simulation.
- 4. Write a Verilog code for half-adder using task and then describe the behaviour of full-adder from two half-adders and verify the design by simulation.
- 5. Write a Verilog code for the positive-edge-triggered D flip-flop as UDP and verify the design by simulation.