
### **Experiment No. 8**

# Clocking of Artix-7 FPGA on Basys3 Kit


**OBJECTIVE:** To understand the clocking mechanism for Artix-7 FPGA on Basys3 kit by realizing various sequential circuits through Verilog.

**THEORY:** Sequential digital circuits need a clock signal for them to function. Usually, the clock signal comes from a crystal oscillator on-board. The Basys3 board includes a single 100MHz oscillator connected to pin W5. However, some peripheral controllers do not need such a high frequency to operate. Therefore, the frequency of the clock must be slowed down.

There is a simple circuit that can divide the clock frequency by half:



The clock can further be divided by cascading the above circuit:



Each stage divided the frequency by 2.

After the first stage, the frequency becomes:  $\frac{100MHz}{2} = 50MHz$ .

After the second stage, the frequency becomes:  $\frac{100MHz}{2*2} = 25MHz$ .

After the third stage, the frequency becomes:  $\frac{100MHz}{2*2*2} = 12.5MHz$ .

. . . . . . .

Like this, after the  $n^{th}$  stage, the frequency becomes:

$$\underbrace{\frac{100MHz}{2 \cdot 2 \cdot \dots \cdot 2}}_{p} = \frac{100,000,000}{2^n} Hz$$

For example, the output of a 3-stage clock divider circuit can be seen as a 3-bit up counter. At each bit, the output is a square wave of frequency  $\frac{f_{clk}}{2^{(bit\ index)+1}}$ , which can be used as a slowed-down clock:

	Stage-3 output: Square wave of frequency $\frac{f_{clk}}{2^{(2)+1}}$	Stage-2 output: Square wave of frequency $\frac{f_{clk}}{2^{(1)+1}}$	Stage-1 output:  Square wave of frequency $\frac{f_{clk}}{2^{(0)+1}}$
$f_{clk}$	Q[2]	Q[1]	Q[0]
0→1	0	0	0
0->1	0	0	1
0→1	0	1	0
0→1	0	1	1
0→1	1	0	0
0→1	1	0	1
0→1	1	1	0
0→1	1	1	1
0->1	0	0	0

### **EXAMPLE 8.1:**

Write a Verilog description to slow down the input clock frequency of 100MHz to blink the onboard LED of Basys3 kit at 0.745 Hz.

### **Solution:**

$$\frac{Input \, clock \, frequency}{2^{(bit \, index)+1}} = desired \, frequency$$

$$\frac{100 \, MHz}{2^{(bit \, index)+1}} = 0.745 \, Hz$$

$$2^{(bit \, index)+1} = 134228187.9 \, Hz$$

$$(bit \, index) + 1 = \frac{log \, 134228187.9}{log \, 2}$$

$$(bit \, index) + 1 = 27$$

$$bit \, index = 26$$

Therefore, design a 27-bit up counter and consider its MSB (i.e., 26<sup>th</sup> bit) output as the slowed-down clock to blink the onboard LED

# **Verilog Code:**

```
module Clk_Div(input clk, reset, output counter);
    reg [26:0] counter_up;

// up counter
    always @ (posedge clk or posedge reset)
    begin
        if (reset)
            counter_up <= 0;
        else
            counter_up <= counter_up + 1;
    end
    assign counter = counter_up[26];
endmodule</pre>
```

#### **Simulation Results:**

Input: clk = 10ns (100MHz),  $reset = 1 \rightarrow 0$ Output: counter = 1.34s (0.745Hz) square wave




Fig. 8.1: Simulation results of example 8.1

# IO pin assignment:

clk: W5 reset: T17 counter: U16
---------------------------------

#### Hardware results:

LED "LD0" of BASYS3 blinks at the rate of 1.34 seconds.

#### **EXAMPLE 8.2:**

Write a Verilog description to blink the onboard LED of the Basys3 kit at the rate of 1 second.

#### **Solution:**

The relation between the input frequency and the desired frequency, given in example 8.1, doesn't always result in the "bit index," an integer.

For example, for the desired frequency of 1Hz (or 1s):

$$\frac{100 \text{ MHz}}{2^{(\text{bit index})+1}} = 1 \text{Hz}$$

$$2^{(\text{bit index})+1} = 100 \text{ MHz}$$

$$(\text{bit index}) + 1 = \frac{\log 100000000}{\log 2}$$

$$(\text{bit index}) + 1 = 26.57$$

$$\text{bit index} = 25.57$$

where the "bit index" must be adjusted to either 25 (which corresponds to 1.49Hz or 0.67s) or 26 (which corresponds to 0.745 Hz or 1.34s). Therefore, this example gives an alternative method of generating the desired clock of period 1 second.

### **Verilog Code:**

```
module Clk Div(input clk, reset, output counter);
  reg [26:0] one second counter;
  always @(posedge clk or posedge reset)
  begin
    if(reset==1)
        begin
        one second counter = 0;
         end
    else
        begin
         one second counter = one second counter + 1;
         if (one second counter==99999999)
           begin
           one second counter = 0;
           end
        end
   end
   assign counter = (one second counter>49999999)?1:0;
endmodule
```

### **Simulation Results:**

**Input**: clk = 10ns (100MHz),  $reset = 1 \rightarrow 0$ ; **Output**: counter = 1s (1Hz) square wave




Fig. 8.2: Simulation results of example 8.2

# **IO** pin assignment:


cik: w5 reset: 11/ counter: 016	clk: W5	reset: T17	counter: U16
---------------------------------	---------	------------	--------------

### **Hardware results:**

LED "LD0" of BASYS3 blinks at the rate of 1 second.

**EXAMPLE 8.3:** Write a Verilog code to debounce the on-board push button of the Basys 3 FPGA kit.

**Solution:** Mechanical buttons cause an unpredictable bounce in the signal when toggled. Therefore, a simple debouncing circuit that can generate only a single pulse when the button on FPGA is pressed is:



```
Verilog Code:
module debounce (input pb 1, clk,
     output pb out, slow clk, Q1, Q2, Q2 bar);
     wire slow clk;
     wire Q1,Q2,Q2 bar;
     clock div u1(clk, slow clk);
     my dff d1(slow clk, pb 1,Q1);
     my dff d2(slow clk, Q1,Q2);
     assign Q2 bar = \simQ2;
     assign pb out = Q1 & Q2 bar;
endmodule
// Slow clock for debouncing
module clock div(input Clk 100M, output reg slow clk);
     reg [26:0]counter=0;
     always @(posedge Clk 100M)
      begin
         counter <= (counter>=249999)?0:counter+1;
                                                  //Uncomment it for simulation
         slow clk <= (counter <125000)?1'b0:1'b1;
                                                  //Uncomment it for simulation
       //counter <= (counter>=9999999)?0:counter+1;
                                             // Uncomment it for HW implementation
       // slow clk <= (counter <49999999)?1'b0:1'b1;
                                             // Uncomment it for HW implementation
      end
endmodule
// D-flip-flop for debouncing module
module my dff(input DFF CLOCK, D, output reg Q);
    always @ (posedge DFF CLOCK) begin
         O \leftarrow D;
    end
endmodule
Test bench:
`timescale 1ns / 1ps
module tb button;
     reg pb 1;
```

reg clk;

```
wire pb out;
     // Instantiate the debouncing Verilog code
     debounce uut (
     .pb 1(pb 1),
     .clk(clk),
     .pb out(pb out),
     .slow clk(slow clk),
     .Q1(Q1),
     .Q2(Q2),
     .Q2 bar(Q2 bar)
     );
initial
     begin
     clk = 0;
     forever #5 clk = \simclk;
     end
initial
     begin
     pb 1 = 0;
     #300000; //3ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #20000; //0.2ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #20000; //0.2ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #1000000; //10ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #20000; //0.2ms
```

```
pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #2000000; //20ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #20000; //0.2ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #20000; //0.2ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #1000000; //10ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #20000; //0.2ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
     #100000; //0.1ms
     pb 1=1;
     #100000; //0.1ms
     pb 1 = 0;
  end
endmodule
```

# **Simulation Results:**




Fig. 8.3: Simulation results of example 8.3

# **IO Pin assignment:**


Input	Pin No	Output	Pin No
pb_1	T17	pb_out	U16
clk	W5	slow_clk	V14
		Q1	L1
		Q2	P1
		Q2_bar	N3

Hardware Results: Variation of output due to button BTNR press

BTNR	Before press	Press and Hold	Release
LD7	Blinks at rate of 1s	Blinks at rate of 1s	Blinks at a rate of 1s
LD15	OFF	ON	OFF at next active edge of slow_clk
LD14	OFF	ON at the next active edge of	OFF at the second
		slow_clk	active edge of slow_clk
LD13	ON	OFF at the next active edge of	ON at the second
		slow_clk	active edge of slow_clk
LD0	OFF	ON at the next active edge of	OFF
		slow_clk and then immediately	
		OFF at the next active edge	

**EXAMPLE 8.4:** Realize a pulse width modulated(PWM) wave of varying duty cycles on the onboard LED of basys-3 through the Verilog description

# **Solution:**



```
Verilog Code:
```

```
module PWM
 input clk, // 100MHz clock input
 input increase duty, // input to increase 10% duty cycle
 input decrease duty, // input to decrease 10% duty cycle
 output duty inc,
 output duty dec,
 output PWM OUT, // 1Hz PWM output signal
 output PWM clk,
 output DUTY CYCLE,
 output reg [3:0] Anode Activate, // anode signals of 7-segment LED display
 output reg [6:0] LED out // cathode patterns of the 7-segment LED display
     );
 reg [26:0] one second counter=0;
 wire PWM clk;
 wire \ tmp1, tmp2, duty \ inc; // \ temporary \ flip-flop \ signals \ for \ debouncing \ the \ increasing \ button
 wire tmp3, tmp4, duty dec; // temporary flip-flop signals for debouncing the decreasing button
 reg[3:0] counter PWM=0; // counter for creating PWM signal
 reg[3:0] DUTY CYCLE=5; // initial duty cycle is 50%
 // PWM clock
 always @(posedge clk)
  begin
            one second counter = one second counter + 1;
    //
            if (one second counter==2) //Comment it for FPGA implementation
            if (one second counter>9999999) //Comment it for simulation
               begin
               one second counter = 0;
               end
    end
 //assign PWM clk = (one second counter>0)?1:0;
                                                   //Comment it for FPGA implementation
    assign PWM clk = (one second counter>49999999)?1:0;
                                                        // Comment it for simulation
 // debouncing FFs for increasing button
 DFF PWM PWM DFF1 (PWM clk, increase duty, tmp1);
 DFF PWM PWM DFF2 (PWM clk, tmp1, tmp2);
 assign duty inc = tmp1 & (~ tmp2);
 // debouncing FFs for decreasing button
 DFF PWM PWM DFF3 (PWM clk, decrease duty, tmp3);
 DFF PWM PWM DFF4 (PWM clk, tmp3, tmp4);
```

```
assign duty dec = tmp3 \& (\sim tmp4);
// vary the duty cycle using the debounced buttons above
 always @(posedge PWM clk)
 begin
   if(duty inc==1 && DUTY CYCLE <= 9)
     DUTY CYCLE <= DUTY CYCLE + 1; // increase duty cycle by 10%
   else if (duty dec==1 && DUTY CYCLE>=1)
     DUTY CYCLE <= DUTY CYCLE - 1; //decrease duty cycle by 10%
 end
// Create PWM signal with variable duty cycle controlled by 2 buttons
 always @ (posedge PWM clk)
 begin
   counter PWM <= counter PWM + 1;</pre>
   if(counter PWM>=9)
     counter PWM <= 0;
 end
 assign PWM OUT = counter PWM < DUTY CYCLE ? 1:0;
 always @(*)
    begin
         Anode Activate = 4'b1110;
         case(DUTY CYCLE)
         4'b0000: LED out = 7'b0000001; // "0"
          4'b0001: LED out = 7'b1001111; //"1"
          4'b0010: LED out = 7'b0010010; // "2"
         4'b0011: LED out = 7'b0000110; //"3"
          4'b0100: LED out = 7'b1001100; // "4"
          4'b0101: LED out = 7'b0100100; //"5"
          4'b0110: LED out = 7'b0100000; // "6"
          4'b0111: LED out = 7'b0001111; // "7"
          4'b1000: LED out = 7'b00000000; //"8"
          4'b1001: LED out = 7'b0000100; //"9"
         default: LED out = 7'b0000001; // "0"
         endcase
     end
endmodule
// Debouncing DFFs for push buttons on FPGA
module DFF PWM(clk, D, Q);
input clk, D;
output req Q;
always @ (posedge clk)
```

```
begin
  Q \ll D;
end
endmodule
Test bench:
`timescale 1ns / 1ps
module tb PWM Generator Verilog;
 // Inputs
 reg clk;
 reg increase duty;
 reg decrease duty;
 // Outputs
 wire PWM OUT;
 wire PWM clk;
 wire duty inc;
 wire duty dec;
 wire [3:0] Anode Activate;
 wire [6:0] LED out;
 wire [3:0] DUTY CYCLE;
// Instantiate the PWM Generator with variable duty cycle in Verilog
 PWM PWM Generator Unit (
  .clk(clk),
  .increase duty(increase duty),
  .decrease duty(decrease duty),
  .PWM OUT (PWM OUT),
  .PWM clk(PWM clk),
  .duty inc(duty inc),
  .duty dec(duty dec),
  .Anode Activate (Anode Activate),
  .LED out (LED out),
  .DUTY CYCLE (DUTY CYCLE)
 );
// Create 100Mhz clock
 initial begin
 clk = 0;
 forever #5 clk = \simclk;
 end
 initial begin
  increase duty = 0;
  decrease duty = 0;
  #1000;
```

```
increase duty = 1;
  #100; // increase duty cycle by 10%
     increase duty = 0;
  #100;
     increase duty = 1;
  #100; // increase duty cycle by 10%
     increase duty = 0;
  #100;
     increase duty = 1;
  #100; // increase duty cycle by 10%
     increase duty = 0;
  #100;
     decrease duty = 1;
  #100; // decrease duty cycle by 10%
     decrease duty = 0;
  #100;
     decrease duty = 1;
  #100; // decrease duty cycle by 10%
     decrease duty = 0;
  #100;
     decrease duty = 1;
  #100; // decrease duty cycle by 10%
     decrease duty = 0;
  #100;
     decrease duty = 1;
  #100; // decrease duty cycle by 10%
     decrease duty = 0;
  #100;
     decrease duty = 1;
  #100; // decrease duty cycle by 10%
     decrease_duty = 0;
 end
endmodule
```

#### **Simulation Results:**




Fig. 8.4: Simulation results of example 8.4

### **IO Pin Assignment:**

		Anode_Activate [3:0] LED_out [6:0]								
Increase_duty	T18	Bit 3: Display 1	W4	Bit 6: Seg a W7		7 I	Bit 2: Seg e		U5	
Decrease_duty	U17	Bit 2: Display 2	V4	Bit 5: Seg b W6		6 1	Bit 1: Seg f		V5	
Clock	W5	Bit 1: Display 3	U4	Bit 4: Seg c		U8		Bit 0: Seg g		U7
Duty_inc	N3	Bit 0: Display 4	U2	Bit 3: Seg d		3: Seg d V8				
Duty_dec	Р3									
PWM_clk	L1			DYTY_CYCLE [3:0]						
PWM_OUT	V3		Bit3:	V19 Bit2:		U19	Bit1:	E19	Bit0:	U16

### **Hardware Results:**

Initi	ial state	BTNU	BTNU	BTND	BTND	BTND	BTND press
		press	press	press	press	press	
LD5	Blinks at	Blinks at rate					
	rate of 1s	of 1s					
SSD	5	6	7	6	5	4	3
LD9	PWM	PWM	PWM	PWM	PWM	PWM	PWM output
	output of	of 30% duty					
	50% duty	60% duty	70% duty	60% duty	50% duty	40% duty	cycle
	cycle	cycle	cycle	cycle	cycle	cycle	
LD13	OFF	ON for 1	ON for 1	OFF	OFF	OFF	OFF
		PWM	PWM				
		clock	clock				
		cycle	cycle				
LD12	OFF	OFF	OFF	ON for 1	ON for 1	ON for 1	ON for 1
				PWM	PWM	PWM	PWM clock
				clock	clock	clock	cycle
				cycle	cycle	cycle	
V19	OFF						
U19	ON	ON	ON	ON	ON	ON	OFF
E19	OFF	ON	ON	ON	OFF	OFF	ON
U16	ON	OFF	ON	OFF	ON	OFF	ON

#### **EXERCISE PROBLEMS:**

- 1. Write a Verilog description for the "1011" sequence detector using Moore FSM. Simulate, synthesize, and implement it on the on-board peripherals of Basys3 FPGA kit.
- 2. Write a Verilog description to design an 8-bit counter using T flip-flops. Your design needs to be hierarchical, using a T flip-flop in behavioral modeling, and the rest should be either in dataflow or gate-level modeling. Develop a testbench and validate the design. Assign Clock input, Clear\_n, Enable, and Q. Implement the design and verify the functionality in hardware.
- 3. Write a Verilog description to implement a 4-digit ring counter on the 7-segment display. Verify its functionality on Basys3 FPGA kit.