

Haute École de Bruxelles-Brabant École Supérieure d'Informatique Bachelor en Informatique

Microprocesseurs - *Q2* Examen de première session

| Nom: | Prénom: | Groupe: |
|------|---------|---------|
|------|---------|---------|

Documentation

Les codes binaires des différents registres

| AL, AX, EAX, RAX, R8L, R8W, R8D, R8 | 000 | AH, SP, ESP, RSP, R12L, R12W, R12D, R12 | 100 |
|---|-----|---|-----|
| CL, CX, ECX, RCX, R9L, R9W, R9D, R9 | 001 | CH, BP, EBP, RBP, R13L, R13W, R13D, R13 | 101 |
| DL, DX, EDX, RDX, R10L, R10W, R10D, R10 | 010 | DH, SI, ESI, RSI, R14L, R14W, R14D, R14 | 110 |
| BL, BX, EBX, RBX, R11L, R11W, R11D, R11 | 011 | BH, DI, EDI, RDI, R15L, R15W, R15D, R15 | 111 |


La structure du byte $\mathrm{ModR/M}$



| Adressage | Exemple | ModR/M |
|------------------|-----------------|-----------|
| registre | RAX | 1 1 |
| indirect | [RAX] | |
| indirect + court | [RAX+10] | 0 1 |
| indirect + long | [RAX+800] | 1 0 |
| direct | [adresse] | |
| indirect indexé | [RAX+4*RBX] | |
| indexé + court | [RAX+4*RBX+10] | 0 1 1 0 0 |
| indexé + long | [RAX+4*RBX+800] | |

La structure du byte SIB

- Utilisé en complément à $\rm ModR/M$
- Pour les modes d'adressages indexés $(B+S\times I)$



 \boldsymbol{S} : facteur multiplicatif (scale)

$$2^i \Rightarrow 00 = 1 \times, 01 = 2 \times, 10 = 4 \times, 11 = 8 \times$$

 $m{I}\,:$ registre d'index $m{B}\,:$ registre de base

La structure du préfixe REX

| 0 | 1 | 0 | 0 | W | R | X | В |
|---|---|---|---|---|---|---|---|

Quelques opcodes

MOV — Move

| Opcode | Instruction | Op/En | 64-Bit Mode | Compat/Leg Mode | Description |
|-------------------|-------------------------|-------|-------------|-----------------|--|
| 88 /r | MOV r/m8,r8 | MR | Valid | Valid | Move $r8$ to $r/m8$. |
| REX + 88 /r | MOV r/m8***;r8*** | MR | Valid | N.E. | Move $r8$ to $r/m8$. |
| 89 /r | MOV r/m16,r16 | MR | Valid | Valid | Move r16 to r/m16. |
| 89 /r | MOV r/m32,r32 | MR | Valid | Valid | Move r32 to r/m32. |
| REX.W + 89 /r | MOV r/m64,r64 | MR | Valid | N.E. | Move r64 to r/m64. |
| 8A /r | MOV r8,r/m8 | RM | Valid | Valid | Move $r/m8$ to $r8$. |
| REX + 8A/r | MOV r8***,r/m8*** | RM | Valid | N.E. | Move $r/m8$ to $r8$. |
| 8B /r | MOV r16,r/m16 | RM | Valid | Valid | Move $r/ml\delta$ to $rl\delta$. |
| 8B /r | MOV r32,r/m32 | RM | Valid | Valid | Move r/m32 to r32. |
| REX.W + 8B /r | MOV r64,r/m64 | RM | Valid | N.E. | Move r/m64 to r64. |
| 8C /r | MOV r/m16,Sreg** | MR | Valid | Valid | Move segment register to r/m16. |
| REX.W + 8C /r | MOV r16/r32/m16, Sreg** | MR | Valid | Valid | Move zero extended 16-bit segment register to r16/r32/r64/m16. |
| REX.W + 8C/r | MOV r64/m16, Sreg** | MR | Valid | Valid | Move zero extended 16-bit segment register to r64/m16. |
| 8E /r | MOV Sreg,r/m16** | RM | Valid | Valid | Move r/m16 to segment register. |
| REX.W + 8E/r | MOV Sreg,r/m64** | RM | Valid | Valid | Move lower 16 bits of r/m64 to segment register. |
| A0 | MOV AL,moffs8* | FD | Valid | Valid | Move byte at (seg:offset) to AL. |
| REX.W + A0 | MOV AL,moffs8* | FD | Valid | N.E. | Move byte at (offset) to AL. |
| A1 | MOV AX,moffs16* | FD | Valid | Valid | Move word at (seg:offset) to AX. |
| A1 | MOV EAX,moffs32* | FD | Valid | Valid | Move doubleword at (seg:offset) to EAX. |
| REX.W + A1 | MOV RAX,moffs64* | FD | Valid | N.E. | Move quadword at (offset) to RAX. |
| A2 | MOV moffs8,AL | TD | Valid | Valid | Move AL to (seg:offset). |
| REX.W + A2 | MOV moffs8***,AL | TD | Valid | N.E. | Move AL to (offset). |
| A3 | MOV moffs16*,AX | TD | Valid | Valid | Move AX to (seg:offset). |
| A3 | MOV moffs32*,EAX | TD | Valid | Valid | Move EAX to (seg:offset). |
| REX.W + A3 | MOV moffs64*,RAX | TD | Valid | N.E. | Move RAX to (offset). |
| B0+ rb ib | MOV r8, imm8 | OI | Valid | Valid | Move imm8 to r8. |
| REX + B0+ rb ib | MOV r8***, imm8 | OI | Valid | N.E. | Move imm8 to r8. |
| B8+ rw iw | MOV r16, imm16 | OI | Valid | Valid | Move imm16 to r16. |
| B8+ rd id | MOV r32, imm32 | OI | Valid | Valid | Move imm32 to r32. |
| REX.W + B8+ rd io | MOV r64, imm64 | OI | Valid | N.E. | Move imm64 to r64. |
| C6 /0 ib | MOV r/m8, imm8 | MI | Valid | Valid | Move imm8 to r/m8. |
| REX + C6 /0 ib | MOV r/m8***, imm8 | MI | Valid | N.E. | Move imm8 to r/m8. |
| C7 /0 iw | MOV r/m16, imm16 | MI | Valid | Valid | Move imm16 to r/m16. |
| C7 /0 id | MOV r/m32, imm32 | MI | Valid | Valid | Move imm32 to r/m32. |
| REX.W + C7 /0 id | MOV r/m64, imm32 | MI | Valid | N.E. | Move imm32 sign extended to 64-bits to r/m64. |

^{*} The moffs 8, moffs 16, moffs 16, moffs 32 and moffs 64 operands specify a simple offset relative to the segment base, where 8, 16, 32 and 64 refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16, 32 or 64 bits.

Instruction Operand Encoding

| Operand 1 | Operand 2 | Operand 3 | Operand 4 |
|----------------|--|--|--|
| ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| AL/AX/EAX/RAX | Moffs | NA | NA |
| Moffs (w) | AL/AX/EAX/RAX | NA | NA |
| pcode + rd (w) | imm8/16/32/64 | NA | NA |
| ModRM:r/m (w) | imm8/16/32/64 | NA | NA |
| | ModRM:r/m (w) ModRM:reg (w) AL/AX/EAX/RAX Moffs (w) pcode + rd (w) | ModRM:r/m (w) ModRM:reg (r) ModRM:reg (w) ModRM:r/m (r) LL/AX/EAX/RAX Moffs Moffs (w) AL/AX/EAX/RAX pcode + rd (w) imm8/16/32/64 | ModRM:r/m (w) ModRM:reg (r) NA ModRM:reg (w) ModRM:r/m (r) NA L/AX/EAX/RAX Moffs NA Moffs (w) AL/AX/EAX/RAX NA pcode + rd (w) imm8/16/32/64 NA |

^{**} In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following "Description" section for further information).

^{***}In 64-bit mode, $r/m\delta$ can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

INC — Increment by 1

| Opcode | Instruction | Op/En | 64-Bit Mode | Compat/Leg Mode | Description |
|---------------|-------------|-------|-------------|-----------------|-------------------------------------|
| FE /0 | INC r/m8 | M | Valid | Valid | Increment r/m byte by 1. |
| REX + FE / 0 | INC r/m8* | M | Valid | N.E. | Increment r/m byte by 1. |
| FF /0 | INC r/m16 | M | Valid | Valid | Increment r/m word by 1. |
| FF /0 | INC r/m32 | M | Valid | Valid | Increment r/m doubleword by 1. |
| REX.W + FF /0 | INC r/m64 | M | Valid | N.E. | Increment r/m quadword by 1. |
| 40+ rw** | INC r16 | O | N.E. | Valid | Increment word register by 1. |
| 40+ rd | INC r32 | 0 | N.E. | Valid | Increment doubleword register by 1. |

^{*} In 64-bit mode, r/m \$ cannot be encoded to access the following by teregisters if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
|-------|--------------------|-----------|-----------|-----------|
| M | ModRM:r/m (r, w) | NA | NA | NA |
| 0 | opcode + rd (r, w) | NA | NA | NA |

JMP — Jump

| Opcode | Instruction | Op/En | 64-Bit Mode | Compat/Leg Mode | Description |
|------------------|-----------------|-------|----------------|--------------------|---|
| EB cb | JMP rel8 | D | Valid | Valid | Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits |
| Е9 сw | JMP rel16 | D | N.S. | Valid | Jump near, relative, displacement relative to next instruction. Not supported in 64-bit mode. |
| E9 cd | JMP rel32 | D | Valid | Valid | Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits |
| FF /4 | JMP r/m16 | M | N.S. | Valid | Jump near, absolute indirect, address = zero-extended $r/m16$. Not supported in 64-bit mode. |
| FF /4 | JMP r/m32 | M | N.S. | Valid | Jump near, absolute indirect, address given in $r/m32$. Not supported in 64-bit mode. |
| FF /4 | JMP r/m64 | M | Valid | N.E. | Jump near, absolute indirect, RIP = 64-Bit offset from register or memory |
| EA cd | JMP ptr16:16 | D | Inv. | Valid | Jump far, absolute, address given in operand |
| EA cp | JMP ptr16:32 | D | Inv. | Valid | Jump far, absolute, address given in operand |
| FF /5 | JMP m16:16 | D | Valid | Valid | Jump far, absolute indirect, address given in m16:16 |
| FF /5 | JMP m16:32 | D | Valid | Valid | Jump far, absolute indirect, address given in m16:32. |
| REX.W + FF /5 | JMP m16:64 | D | Valid | N.E. | Jump far, absolute indirect, address given in m16:64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
|-------|---------------|-----------|-----------|-----------|
| D | Offset | NA | NA | NA |
| M | ModRM:r/m (r) | NA | NA | NA |

^{**} 40H through 47H are REX prefixes in 64-bit mode.

ADD - Add

| Opcode | Instruction | Op/En | 64-bit Mode | Compat/Leg Mode | Description |
|--------------------|------------------|-------|-------------|-----------------|---|
| 04 ib ADD AL, imm8 | | I | Valid | Valid | Add imm8 to AL. |
| 05 iw | ADD AX, imm16 | I | Valid | Valid | Add imm16 to AX. |
| 05 id | ADD EAX, imm32 | I | Valid | Valid | Add imm32 to EAX. |
| REX.W + 05 id | ADD RAX, imm32 | I | Valid | N.E. | Add imm32 sign-extended to 64-bits to RAX. |
| 80 /0 ib | ADD r/m8, imm8 | MI | Valid | Valid | Add imm8 to r/m8. |
| REX + 80 /0 ib | ADD r/m8*, imm8 | MI | Valid | N.E. | Add sign-extended imm8 to r/m8. |
| 81 /0 iw | ADD r/m16, imm16 | MI | Valid | Valid | Add imm16 to r/m16. |
| 81 /0 id | ADD r/m32, imm32 | MI | Valid | Valid | Add imm32 to r/m32. |
| REX.W + 81 /0 id | ADD r/m64, imm32 | MI | Valid | N.E. | Add imm32 sign-extended to 64-bits to r/m64 |
| 83 /0 ib | ADD r/m16, imm8 | MI | Valid | Valid | Add sign-extended imm8 to r/m16. |
| 83 /0 ib | ADD r/m32, imm8 | MI | Valid | Valid | Add sign-extended imm8 to r/m32. |
| REX.W + 83 /0 ib | ADD r/m64, imm8 | MI | Valid | N.E. | Add sign-extended imm8 to r/m64. |
| 00 /r | ADD r/m8, r8 | MR | Valid | Valid | Add r8 to r/m8. |
| REX + 00 /r | ADD r/m8*, r8* | MR | Valid | N.E. | Add r8 to r/m8. |
| 01 /r | ADD r/m16, r16 | MR | Valid | Valid | Add r16 to r/m16. |
| 01 /r | ADD r/m32, r32 | MR | Valid | Valid | Add r32 to r/m32. |
| REX.W + 01 /r | ADD r/m64, r64 | MR | Valid | N.E. | Add r64 to r/m64. |
| 02 /r | ADD r8, r/m8 | RM | Valid | Valid | Add r/m8 to r8. |
| REX + 02 /r | ADD r8*, r/m8* | RM | Valid | N.E. | Add r/m8 to r8. |
| 03 /r | ADD r16, r/m16 | RM | Valid | Valid | Add r/m16 to r16. |
| 03 /r | ADD r32, r/m32 | RM | Valid | Valid | Add r/m32 to r32. |
| REX.W + 03 /r | ADD r64, r/m64 | RM | Valid | N.E. | Add r/m64 to r64. |

^{*}In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
|-------|------------------|---------------|-----------|-----------|
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (r, w) | ModRM:reg (r) | NA | NA |
| MI | ModRM:r/m (r, w) | imm8/16/32 | NA | NA |
| I | AL/AX/EAX/RAX | imm8/16/32 | NA | NA |