

I 19- 1

Bluespec-3 The IP Lookup Problem

Arvind Laboratory for Computer Science M.I.T.

Lecture 19

http://www.csg.lcs.mit.edu/6.827

L19-2

The IP lookup problem

- An IP lookup table contains IP *prefixes* and associated data
- The problem: given an IP address, return the data associated with the longest prefix match ("LPM")

Example Table

Prefix	Data
7.14.*.*	Α
7.14.7.3	В
10.18.200.*	С
10.18.200.5	D
5.*.*.*	Е
*	F

IP address Result
7.13.7.3 F
10.7.12.15 F
10.18.201.5 F

7.14.7.2 5.13.7.2 8.0.0.0

10.18.200.7

http://www.csg.lcs.mit.edu/6.827

Example lookups

Ú.




Table representation issues

• LPM is used for CIDR (Classless InterDomain Routing)

• Number of memory accesses for an LPM?

- Too many → difficult to do LPMs at line rate

• Table size?

- Too big → bigger SRAM → more latency, cost, power

• Control-plane issues:

- incremental table update

- size, speed of table maintenance software

• In this lecture (so code will fit on slides!):

- Level 1: 16 bits, Levels 2 and 3: 8 bits

- So: from 1 to 3 memory accesses for an LPM

L19-5 Arvind

Outline

- Example: IP Lookup √
- Three solutions ⇐
 - Statically scheduled memory pipeline
 - Straight pipeline with uncoordinated memory references
 - Circular pipeline for 100% memory utilization
- Modeling RAMs
 - Synchronous vs. Asynchonous view
 - Port replicator
- Bluespec coding for straight pipeline
- Bluespec coding for circular pipeline
- Phase 1 compilation

http://www.csg.lcs.mit.edu/6.827




Static scheduling solution


 Assume the SRAM containing the table has latency of n cycles, lay out a pipeline so that the memory accesses are precisely scheduled



- Issues:
 - Since an LPM may take 1-3 mem accesses, unused slots may be left idle
 - May have to replan the pipeline for a different latency memory
 - Very difficult to plan if memory is also to be used for some unrelated task.







L19-9 Arvind

Outline

- Example: IP Lookup √
- Three solutions √
 - Statically scheduled memory pipeline
 - Straight pipeline with uncoordinated memory references
 - Circular pipeline for 100% memory utilization
- Modeling RAMs ←
 - Synchronous vs. Asynchonous view
 - Port replicator
- · Bluespec coding for straight pipeline
- Bluespec coding for circular pipeline
- Phase 1 compilation

http://www.csg.lcs.mit.edu/6.827


RAMs

- Basic memory components are "synchronous":
 - Present an read-address A₁ on clock J
 - Data D₁ arrives on clock J+N
 - If you don't "catch" D_{J} on clock J+N, it may be lost, i.e., data D_{J+1} may arrive on clock J+1+N



 This kind of synchronicity can pervade the design and cause complications






L19-12 Arvind


RAMs: Synchronous vs Asynchronous

• The asynch mem has interface:

```
interface AsyncROM addr data =
    read :: addr -> Action
    result :: data
    ack :: Action
```

 A synch mem can be converted into an asynch mem with a Bluespec function:





L19-15 Arvind

Port replicator code


```
mk3ROMports :: AsyncROM lat Adr Dta ->
                 Module (AsyncROM (lat+1) Adr Dta,
                         AsyncROM (lat+1) Adr Dta,
                                                     not quite legal
                         AsyncROM (lat+1) Adr Dta)
mk3ROMports rom =
 module
    tags :: FIFO Tag <- mkSizedFIFO lat
    let mkPort :: Tag -> Module (AsyncROM (lat+1) Adr Dta)
       mkPort i =
         module
    port0 <- mkPort 0
    port1 <- mkPort 1
    port2 <- mkPort 2
    interface (port0, port1, port2)
 http://www.csg.lcs.mit.edu/6.827
```

L19-16 Arvind

Port replicator code cont.

Can one port's activity block another port's activity?





```
Port replicator code fixed
       mkPort :: Tag -> Module (AsyncROM (lat+1) Adr Dta)
       mkPort i =
         module
           out :: FIFO Dta <- mkSizedFIFO lat
           cnt :: Counter (log (lat+1)) <- mkCounter lat</pre>
             when tags.first == i
              ==> action tags.deq
                         rom.ack
                         out.enq rom.result
           interface
             read a = action rom.read a
                             tags.enq i
                                     when cnt.value > 0
             result = out.first
                   = action out.deq
                             cnt.up
  http://www.csg.lcs.mit.edu/6.827
```

L19-19 Arvino

Some observations

- Port replicator can be easily generalized to n ports
- Port rules conflict with each other but serializable semantics preserves correctness

http://www.csg.lcs.mit.edu/6.827



Outline

- Example: IP Lookup √
- Three solutions √
 - Statically scheduled memory pipeline
 - Straight pipeline with uncoordinated memory references
 - Circular pipeline for 100% memory utilization
- Modeling RAMs √
 - Synchronous vs. Asynchonous view
 - Port replicator
- Bluespec coding for straight pipeline =
- · Bluespec coding for circular pipeline
- Phase 1 compilation



L19-21 Arvind

Bluespec code: Straight pipeline



```
data Mid = Lookup IPaddr | Done LuResult
mkLPM :: AsyncROM lat LuAddr LuData -> Module LPM
mkLPM rom =
  module
    (rom0, rom1, rom2) <- mk3ROMports rom</pre>
    fifo0 :: FIFO Mid <- mkFIFO
    fifo1 :: FIFO Mid <- mkFIFO
    fifo2 :: FIFO Mid <- mkFIFO
    ofifo :: FIFO LuResult <- mkFIFO
    rules
      ... for Stages 1, 2 and Completion ...
    interface
      -- Stage 0
      luReq ipa = action rom0.read (zeroExtend ipa[31:16])
                           fifo0.eng (Lookup (ipa << 16))
                = ofifo.first
      luRespAck = ofifo.deq
http://www.csg.lcs.mit.edu/6.827
```


```
Arvind
Straight pipeline cont.
   data Mid = Lookup IPaddr | Done LuResult
   mkLPM rom =
     module
        ... state is rom0, rom1, rom2, fifo0, fifo1, fifo2, ofifo
          -- Stage 1: lookup, leaf
          when Lookup ipa <- fifo0.first,
               Leaf res <- rom0.result
                   ==> action fifo0.deq
                              rom0.ack
                              fifol.enq (Done res)
          -- Stage 1: lookup, node
          when Lookup ipa <- fifo0.first,
               Node res <- rom0.result
                   ==> action fifo0.deq
                              rom0.ack
                              roml.read (addr+(zeroExt ipa[31:24]))
                              fifol.enq (Lookup (ipa << 8))
        interface
     http://www.csg.lcs.mit.edu/6.827
```


L19-23 Arvind


Outline


- Example: IP Lookup √
- Three solutions √
 - Statically scheduled memory pipeline
 - Straight pipeline with uncoordinated memory references
 - Circular pipeline for 100% memory utilization
- Modeling RAMs √
 - Synchronous vs. Asynchonous view
 - Port replicator
- Bluespec coding for straight pipeline √
- Bluespec coding for circular pipeline
- Phase 1 compilation

14









Some observations

- Timing Closure
 - Insert more pipeline stages (i.e. FIFO buffers)!
- Circular pipeline solution trivially extends to IPv6

L19-29 Arvind

Outline

- Example: IP Lookup √
- Three solutions √
 - Statically scheduled memory pipeline
 - Straight pipeline with uncoordinated memory references
 - Circular pipeline for 100% memory utilization
- Modeling RAMs √
 - Synchronous vs. Asynchonous view
 - Port replicator
- Bluespec coding for straight pipeline √
- Bluespec coding for circular pipeline √
- Phase 1 compilation ←

Í

```
LPM code structure
  mkLPM rom =
      module
         (rom0, rom1, rom2) <- mk3ROMports rom</pre>
         fifo0 <- mkFIFO
        fifo1 <- mkFIFO
        fifo2 <- mkFIFO
                                Free variables of the rule
        ofifo <- mkFIFO
        rules
          RuleStage1Leaf(fifo0, fifo1, rom0)
          RuleStage1Node(fifo0, fifo1, rom0, rom1)
          RuleStage2Noop(fifo1, fifo2)
          RuleStage2Leaf(fifo1, fifo2, rom1)
          RuleStage2Node(fifo1, fifo2, rom1, rom2)
          RuleCompletionNoop(fifo2, ofifo)
          RuleCompletionLeaf(fifo2, ofifo, rom2)
          RuleCompletionNode(fifo2, ofifo, rom2)
         interface
            luReq = EluReq(fifo0, rom0)
            luResp = EluResp(ofifo)
      luRespAck = EluRespAck(ofifo)
```

```
Port replicator code structure
         mk3ROMports rom =
           module
             tags <- mkSizedFIFO
             let
                mkPort i =
                 module
                    out <- mkSizedFIFO
                    cnt <- mkCounter</pre>
                    rules
                      RuleTags(i, rom, tags, out)
                    interface
                      read = Eread(i, rom, tags, cnt)
                       result = Eresult(out)
                       ack = Eack(out, cnt)
                                     substitute
             port0 <- mkPort 0
             port1 <- mkPort 1
             port2 <- mkPort 2</pre>
             interface (port0, port1, port2)
  http://www.csg.lcs.mit.edu/6.827
```

```
Port replicator - after step 1
          mk3ROMports rom =
            module
               tags <- mkSizedFIFO
               port0 <-
                   module
                      out <- mkSizedFIFO
Step 2:
                      cnt <- mkCounter</pre>
Flatten
                      rules
the
                        RuleTags(0, rom, tags, out)
module
                      interface
                        read = Eread(0, rom, tags, cnt)
                        result = Eresult(out)
                         ack = Eack(out, cnt)
               port1 <- ...similarly...</pre>
               port2 <- ...similarly...
               interface (port0, port1, port2)
   http://www.csg.lcs.mit.edu/6.827
```

Port replicator - after step 2 mk3ROMports rom = module tags <- mkSizedFIFO out0 <- mkSizedFIFO cnt0 <- mkCounter</pre> rules RuleTags(0, rom, tags, out0) let port0 = interface read = Eread(0, rom, tags, cnt0) result = Eresult(out0) ack = Eack(out0, cnt0) port1 <- ...similarly...</pre> port2 <- ...similarly... interface (port0, port1, port2) http://www.csg.lcs.mit.edu/6.827

Port replicator - final step mk3ROMports rom = module tags <- mkSizedFIFO out0 <- mkSizedFIFO ; cnt0 <- mkCounter</pre> out1 <- mkSizedFIFO ; cnt1 <- mkCounter</pre> out2 <- mkSizedFIFO ; cnt2 <- mkCounter</pre> rules RuleTags(0, rom, tags, out0) RuleTags(1, rom, tags, out1) RuleTags(2, rom, tags, out2) let port0 = interface read = Eread(0, rom, tags, cnt0) Next step: result = Eresult(out0) substitute ack = Eack(out0, cnt0) mk3ROMports port1 = interface into mkLPM read = Eread(1, rom, tags, cnt1) port2 = interface ... interface (port0, port1, port2) http://www.csg.lcs.mit.edu/6.827

```
Arvind
 Port replicator call
               (rom0, rom1, rom2) <- mk3ROMports rom</pre>
         tags <- mkSizedFIFO
         out0 <- mkSizedFIFO ; cnt0 <- mkCounter</pre>
         out1 <- mkSizedFIFO ; cnt1 <- mkCounter</pre>
         out2 <- mkSizedFIFO; cnt2 <- mkCounter
         rules
            RuleTags(0, rom, tags, out0)
            RuleTags(1, rom, tags, out1)
            RuleTags(2, rom, tags, out2)
         let port0 = interface
                          read = Eread(0, rom, tags, cnt0)
                          result = Eresult(out0)
substitutue
                           ack = Eack(out0, cnt0)
for ports
              port1 = interface ...
next
              port2 = interface ...
                 (rom0, rom1, rom2) = (port0, port1, port2)
   http://www.csg.lcs.mit.edu/6.827
```

```
After Port replicator call
susbtitution
             (rom0, rom1, rom2) <- mk3ROMports rom</pre>
        tags <- mkSizedFIFO
        out0 <- mkSizedFIFO ; cnt0 <- mkCounter
        out1 <- mkSizedFIFO; cnt1 <- mkCounter
        out2 <- mkSizedFIFO; cnt2 <- mkCounter
        rules
          RuleTags(0, rom, tags, out0)
          RuleTags(1, rom, tags, out1)
          RuleTags(2, rom, tags, out2)
        let rom0 = interface
                        read = Eread(0, rom, tags, cnt0)
                        result = Eresult(out0)
                        ack = Eack(out0, cnt0)
            rom1 = interface ...
            rom2 = interface ...
  http://www.csg.lcs.mit.edu/6.827
```

L19-37 Arvind

LPM code after flattening

```
mkLPM rom =
    module
       tags <- mkSizedFIFO;</pre>
       out0 <- mkSizedFIFO; cnt0 <- mkCounter;</pre>
       out1 <- mkSizedFIFO; cnt1 <- mkCounter;
out2 <- mkSizedFIFO; cnt2 <- mkCounter;</pre>
       fifo0 <- mkFIFO; fifo1 <- mkFIFO; fifo2 <- mkFIFO;</pre>
       ofifo <- mkFIFO;
       rules
         RuleTags(0, rom, tags, out0)...
       let rom0 = interface
                      read = Eread(0, rom, tags, cnt0)
                      result = Eresult(out0)
                      ack = Eack(out0, cnt0)
            rom1 = interface ...; rom2 = interface ...
         RuleStage1Leaf(fifo0, fifo1, rom0)...
        interface
            luReq = EluReq(fifo0, rom0)
            luResp = EluResp(ofifo)
  http://www.csg.luRespAck(ofifo)
```