

L17-3 Arvind

Goals of high-level synthesis

- Reduce time to market
 - Same specification for simulation, verification and synthesis
 - Rapid feedback ⇒ architectural exploration
 - Enable hierarchical design methodology
 Without sacrificing performance
 area, speed, implementability, ...
- Reduce manpower requirement
- Facilitate maintenance and evolution of IP's

These goals are increasingly urgent, but have remained elusive

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



Whither High-level Synthesis? ...Despite concerted efforts for well over a decade the compilers seem to not produce the quality of design expected by the semiconductor industry ... System C November 13, 2002 http://www.csg.lcs.mit.edu/6.827

L17-5 Arvind

Bluespec: So where is the magic?

- A new semantic model for which a path to generating efficient hardware exists
 - Term Rewriting Systems (TRS)
 - The key ingredient: atomicity of rule-firings
 - James Hoe [MIT '00 →] CMU and Arvind [MIT]
- A programming language that embodies ideas from advanced programming languages
 - Object oriented
 - Rich type system
 - Higher-order functions
 - transformable
 - Borrows heavily from Haskell
 - designed by Lennart Augustsson [Sandburst]

Overall impementation: Lennart Augustsson, Mieszko Lis

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



Outline

- Preliminaries √
- A new semantic model for hardware description: TRS
- An example: A simple pipelined CPU
- Bluespec compilation



November 13, 2002

L17-7 Arvind

Term Rewriting Systems (TRS)

TRS have an old venerable history – an example

Terms

GCD(x,y)

Rewrite rules

GCD(x, y)
$$\Rightarrow$$
 GCD(y, x) if x>y, y\neq 0 (R₁)
GCD(x, y) \Rightarrow GCD(x, y-x) if x\le y, y\neq 0 (R₂)

Initial term

GCD(initX, initY)

Execution

GCD(6, 15) ⇒




November 13, 2002

http://www.csg.lcs.mit.edu/6.827




Terms represent the state: registers, FIFOs, memories, ...




Rewrite Rules (condition → action)

represent the *behavior* in terms of atomic actions on the state

November 13, 2002





L17-11 Arvind

External Interface: GCD

```
interface GCD =
    start :: (Int 32) -> (Int 32) -> Action
    result :: Int 32
```

Many different implementations (including in Verilog) can provide the same interface

```
mkGCD :: Module GCD
mkGCD = ...

.
mkGCD1 :: Module GCD
mkGCD1 = ...
```

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



L17-12

Basic Building Blocks: Registers

- Bluespec has no built-in primitive modules
 - there is, however, a systematic way of providing a Bluespec view of Verilog (or C) blocks

November 13, 2002



L17-13 **FIFO** interface FIFO a = :: a -> Action -- enqueue an item enq -- remove the oldest entry deq :: Action first :: a -- inspect the oldest item when appropriate notfull and notempty are implicit conditions on FIFO operations - mkFIFO interfaces to a Verilog implementation of FIFO not full _ rdy n = # of bits needed to represent the enab values of type "a" not empty _ rdy not empty http://www.csg.lcs.mit.edu/6.827 November 13, 2002

Array

Arrays are a useful abstraction for modeling register files

interface Array index a =

uda :: index -> a -> Action

uda :: index -> a -> Action -- store an item
(!) :: index -> a -- retrieve an item

mkArray :: Module (Array index a)

 There are many implementations of mkArray depending upon the degree of concurrent accesses

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



L17-14


L17-1

Outline


- Preliminaries √
- A new semantic model for hardware description: TRS $\ensuremath{\sqrt{}}$
- An example: A simple pipelined CPU
- Bluespec compilation

November 13, 2002





```
L17-17
Arvind
  CPU Instructions
                data RName = R0 | R1 | R2 | ... | R31
                type Src
                               = RName
                type Dest
                               = RName
                type Cond
                               = RName
                               = RName
                type Addr
                type Val
                               = RName
                                Add Dest Src Src
                data Instr =
                                       Cond Addr
                               l Jz
                               | Load Dest Addr
                               | Store Val Addr
                        http://www.csg.lcs.mit.edu/6.827
November 13, 2002
```



```
Processor - Execute Rules
                                            rf
                          рс
                                 CPU
                       fetch\
                                         ⊊execute2
                                   bu
            "Add":
              when (Add rd rs rt) <- bu.first
                                   rf!rd := rf!rs + rf!rt
                    ==> action
                                   bu.deq
            "Bz Not Taken":
              when (Bz rc ra) <- bu.first, rf!rc /= 0
                    ==> action
                                   bu.deq
            "Bz Taken":
              when (Bz rc ra) <- bu.first, rf!rc == 0
                    ==> action
                                   pc := rf!ra
                                   bu.clear
                         http://www.csg.lcs.mit.edu/6.827
November 13, 2002
```

Preliminaries √ A new semantic model for hardware description: TRS √ An example: A simple pipelined CPU √


Bluespec compilation


November 13, 2002


Outline

http://www.csg.lcs.mit.edu/6.827

L17-20







TRS Execution Semantics

Given a set of rules and an initial term s

While (some rules are applicable to s)

- choose an applicable rule (non-deterministic)
- apply the rule atomically to s

The trick to generating good hardware is to schedule as many rules in parallel as possible without violating the sequential semantics given above

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



L17-24

L17-2

Rule: As a State Transformer


• A rule may be decomposed into two parts $\pi(s)$ and $\delta(s)$ such that


$$s_{next} = if \pi(s) then \delta(s) else s$$


 $\delta(s)$ is expressed as (atomic) actions on the state elements. These actions can be enabled only if $\pi(s)$ is true

November 13, 2002









L17-29 Arvind

Executing Multiple Rules Per Cycle

```
"Fetch":

when True

==> action pc := pc+1

bu.enq (imem.read pc)

"Add":

when (Add rd rs rt) <- bu.first

==> action rf!rd := rf!rs + rf!rt

bu.deq
```

Can these rules be executed simultaneously?

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



Conflict-Free Rules

Rule_a and Rule_b are conflict-free if

$$\begin{array}{c} \forall s \;.\; \pi_a(s) \;\land \; \pi_b(s) \Rightarrow \\ \qquad \qquad 1 \;.\; \pi_a(\delta_b(s)) \;\land \; \pi_b(\delta_a(s)) \\ \qquad 2 \;.\; \delta_a(\delta_b(s)) \;== \; \delta_b(\delta_a(s)) \\ \qquad 3 \;.\; \delta_a(\delta_b(s)) \;== \; \delta_a(s) \oplus \delta_b(s) \end{array}$$


Theorem: Conflict-free rules can be executed concurrently without violating TRS's sequential semantics

November 13, 2002



Arvino

Multiple-rewrite-per-cycle Scheduler



1. $\phi_i \Rightarrow \pi_i$

2.
$$\pi_1 \vee \pi_2 \vee \vee \pi_n \Rightarrow \phi_1 \vee \phi_2 \vee \vee \phi_n$$

3. $\phi_i \wedge \phi_j \Rightarrow Rule_i$ and $Rule_j$ are "conflict-free"

November 13, 2002

http://www.csg.lcs.mit.edu/6.827



Multiple Rewrites Per Cycle

```
"Fetch":

when True

==> action pc := pc+1

bu.enq (imem.read pc)

"Bz Taken":

when (pc', Bz rc ra) <- bu.first, rf!rc == 0

==> action pc := rf!ra
```

Can these rules be executed simultaneously?

bu.clear

November 13, 2002

