# Karnaugh Maps

# 1 Simplifying Boolean Expressions

Key to simplifying is spotting terms of the form  $PA + P\overline{A}$  (Since this is P)

Karnaugh Maps are a graphical way of representing equations to make spotting these terms easier

Α	В	C	Y	YA	D				Y	-			
0	0	0	1		00	01	11	10	$C^{A}$	00 B	01	11	10
0	0 1	0	0	c	-						7-5		.==
0	1	1	0	0	1	0	0	0	0	ABC	ABC	ABC	ABC
1	0	0 1	0	_ [							<u>-</u>	100	150
1	1	0	0	1	1	0	0	0	1	ABC	ABC	ABC	ABC
1	1	1	0	4.				ı					
(a)				(b)					(c)				

Each cell represents a minterm, and has a 0 or 1 depending on the value of Y corresponding to that minterm. SoP form is given by the 1s

The order of minterms is such that each cell differs in **the negation of exactly one variable** from its neighbours (including wrap around) - this is why they are not in numerical order

Terms of the form  $PA + P\overline{A}$  are neighbouring 1s in the K-map

Rather than filling out the full SoP by taking every 1 as a term, we circle the neighbouring 1s, and use a single reduced implicant for both 1s in the circle: **Full SoP reduced**:

$$Y = \overline{ABC} + \overline{AB}C$$
$$Y = \overline{AB}$$


## 2 Karnaugh Maps

- 1. Create a map so that neighbouring terms differ in the negation of one variable (including wrap around)
- 2. Circle all rectangular blocks of ones in the map using as few circles as possible. But make the circles as big as possible
- 3. Each circle must be a power of 2 in each dimension (i.e. 1,2,4)
- 4. Read off the implicants that were circled

If a boolean expression is minimal then it is the sum of **prime implicants**: implicants that cannot be combined with each other

Each circle represents an implicant. Largest possible circles represent prime implicants

# 3 Example



Red - 
$$\overline{B}$$
  
Green -  $A\overline{C}$ 

SoP:

$$Y = \overline{ABC} + A\overline{B}C + AB\overline{C} + \overline{AB}C + A\overline{B}C$$

#### Using the K-map

- Circle 1s
- Notice that we can wrap around
- We cannot do a 3 by 1 rectangle
- Can still cover the 1s with only 2 rectangles

So the SoP can then be simplified down to


$$Y = \overline{B} + A\overline{C}$$

#### 4 Example

	I rutn	lab	le
A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	
0	1	1	1 1 0
0 1	0	0	0
1	0	1	0
1	1	0	0 1
1	1	1	0

$$Y = \overline{A}B + B\overline{C}$$

# 5 4026 decade counter and 7-segment display driver



#### 5.1 7-Segment Display Driver

4 inputs D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub> (written D<sub>3:0</sub>). 7 outputs.

Input represents 4-bit binary number.


Output should show corresponding decimal.

Sa					
D <sub>1:0</sub>	<sup>3:2</sup> 00	01	11	10	
S <sub>a</sub> D <sub>1:0</sub>	1	0	0	1	
01	0	1	0	1	
11	1	1	0	0	
10	1	1	0	0	

	đ					
D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$	Sa		
0	0	0	0	1		
0	0	0	1	0		
0	0	1	0	1		
0	0	1	1	1		
0	1	0	0	0		
0	1	0	1	1		
0	1	1	0	1		
0	1	1	1	1		
1	0	0	0	1		
1	0	0	1	1		

Other inputs - output not specified

#### 5.1.1 Karnaugh Map



What about the unspecified inputs? Have so far assumed they are 0s. We could equally output 1s if it helped us reduce circuitry!

• If inputs are unspecified, then use an X rather than a zero, as it may be a 1

• From the SoP it is then simple to produce a circuit by just satisfying the requirements




Fig. 1 - CD4026B logic diagram.




Fig. 5 - Detail of typical flip-flop stage for both types.

#### 5.2 Description

The count advances as the clock input becomes high (on the rising-edge). The outputs a-g go high to light the appropriate segments of a common-cathode 7-segment display as the count advances. The maximum output current is about 1mA with a 4.5V supply and 4mA with a 9V supply. This is sufficient to directly drive many 7-segment LED displays. The table below shows the segment sequence in detail.

The reset input should be low (0V) for normal operation (counting 0-9). When high it resets the count to zero.

The disable clock input should be low (0V) for normal operation. When high it disables counting so that clock pulses are ignored and the count is kept constant.

The enable display input should be high (+Vs) for normal operation. When low it makes outputs a-g low, giving a blank display. The enable out follows this input but with a brief delay.

The  $\div 10$  output (h in table) is high for counts 0-4 and low for 5-9, so it provides an output at 1/10 of the clock frequency. It can be used to drive the clock input of another 4026 to provide multi-digit counting.

The not 2 output is high unless the count is 2 when it goes low.