




A functional specification $\left[\frac{1}{2}\right]$ of the chip is derived (this describes exactly what the IC is supposed to do involving factors like chip area, power, speed and cost $\left[\frac{1}{2}\right]$); the **register transfer**

level (RTL) $\left[\frac{1}{2}\right]$ design is then undertaken (the functional specification is used to describe the exact behaviour of the digital circuits on the chip, as well as the interconnections to inputs and outputs, with this description being in terms of logic gates and interconnecting wires $\left[\frac{1}{2}\right]$); and then the RTL design is **mapped** to a **physical layout** $\left[\frac{1}{2}\right]$ in silicon (specific physical attributes must be respected; for example, it is crucial that appropriate spacing between transistors is maintained in the physical layout $\left[\frac{1}{2}\right]$).


A NAND-gate takes two inputs and outputs 0 if, and only if, both inputs are 1 [1]. [2] for NOT-gate; [3] for AND-gate; [4] for OR-gate








A half-adder takes x and y as inputs and computes the Boolean sum of x and y, where the Boolean sum of a collection of inputs is 1 if, and only if, an odd number of the inputs are 1, and also the resulting carry bit, which is 1 if, and only if, both x and y are 1 [2]. A full-adder takes x, y, and z as inputs and computes the Boolean sum of x, y, and z, resulting in the sum-bit and the carry-bit [2].



The **datapath** $\left[\frac{1}{2}\right]$ performs all the data processing operations and includes the arithmetic logic unit (ALU), which is the part of the CPU that performs all the arithmetic and logical operations on data, and a limited number of memory locations called registers $\left[\frac{1}{2}\right]$. The **control** $\left[\frac{1}{2}\right]$ tells the datapath, memory and input/output (I/O) devices what to do (it is the conduit between the datapath and the main memory) $\left[\frac{1}{2}\right]$. A **cache** $\left[\frac{1}{2}\right]$ consists of small, fast and relatively expensive on-chip memory and is used to store memory items that need to be regularly accessed $\left[\frac{1}{2}\right]$.

Buses include a data bus $\left[\frac{1}{2}\right]$, an address bus $\left[\frac{1}{2}\right]$ and a control bus $\left[\frac{1}{2}\right]$. A data bus carries the contents of memory locations between the processor and main memory $\left[\frac{1}{2}\right]$. The address bus holds addresses of locations in main memory $\left[\frac{1}{2}\right]$. The control bus is used to transfer information between the CPU and various other devices within the processor $\left[\frac{1}{2}\right]$. The width of a bus is the number of parallel wires in a bus $\left[1\right]$. The width of the data bus determines the word-size of the computer $\left[1\right]$. The width of an address bus determines the size of addressable memory $\left[1\right]$.



The 'instruction fetch' phase involves the supply of the instruction address (via the address bus) and the return from memory (via the data bus) of the instruction [1]. The 'instruction decode' phase involves interpreting the stored instruction within the CPU [1]. The 'operand fetch' phase involves the supply of the address of any required data (via the address bus) and the return from memory (via the data bus) of this data [1]. The 'execute instruction' phase involves the CPU performing the necessary actions [1] (this phase is sometimes split into two with the 'execute instruction' phase followed by a 'write-back' phase where data is written back to memory, if needs be [1]).

