

Three Phases of IC Design CT	Three key components in CPU Microarchitecture CT
Fetch decode fetch execute cycle CT	Two main components of an IC CT
von Neumann bottleneck CT	Registers CT
4 Programming Paradigms CT	4 Drivers of Programming Languages CT
Syntax CT	Semantics CT
ISA CT	Process Control Block CT
Types of MIPS Instructions CT	Data Security (in the context of OS) CT
Virtualisation (in the context of OS) CT	Mutual exclusion CT
Critical Selection CT	Life cycle of processes within the operating system CT
State transitions in a CPU CT	Context switching CT

Datapath Control Cache	Functional Specification Register Transfer Level Map to physical layout
Transistors interconnected by microscopic wires	Instruction Fetch Instruction Decode Operand Fetch Execute Instruction
On chip memory locations providing fast access to data	A limitation of the rate of data transfer between the CPU and memory
Productivity Reliability Security Execution	Imperative Declarative Data-Oriented Scripting
The rules which govern what a program 'means'	Rules that govern what make a program 'legitimately written'
A data structure that the kernel uses in order to manage a process	Interface between hardware and software
Ensuring that the memory allocated to each program is kept separate and secure from other programs	I Type - Involve data transfer R Type - Work on registers J Type - Involve jumps
Ensuring that two threads are not in the critical section at the same time	Providing abstractions that present clean interfaces to make the computer easier to use
new ready running blocked exit	Exclusive access to some shared resource such as memory location
Where the operating system pauses one process and resumes another	admit dispatch timeout/yield event-wait event release

[illegible]

