

CPU, idle
CPU, all cores loaded
CPU, I/O loaded
CPU, idle (10^6-call run)
FPGA, 4.39 μs (fixed)
100 μs budget
10^{-6} (resolution of a 10^6-call run)
$P(\text{latency} > x)$
Per-call control-law latency x (μs)
10^0
10^{-2}
10^{-4}
10^{-6}
10^{-8}
10^{-10}
10^0
10^1
10^2
10^3
10^4