

Dissipation Factor as a Degradation Indicator for Electrolytic Capacitors

Moein Ghadrđan^{ib}, *Graduate Student Member, IEEE*, Saeed Peyghami^{ib}, *Member, IEEE*,
Hossein Mokhtari^{ib}, *Senior Member, IEEE*, Huai Wang^{ib}, *Senior Member, IEEE*,
and Frede Blaabjerg^{ib}, *Fellow, IEEE*

Abstract—Capacitors are one of the most critical components in power electronic converters, yet they are notoriously susceptible to failure. Avoiding unforeseen outages caused by capacitor failures is one of the most effective approaches to increase system availability. Therefore, a variety of methods have been proposed to monitor a capacitor health condition based on different degradation indicators. This article proposes a new approach based on the accurate measurement of an electrolytic capacitor dissipation factor (DF) to detect its end-of-life. Since the DF is affected by both the capacitor resistance and capacitance simultaneously, it can provide more information about the health condition of the capacitor. To employ the DF as an aging indicator, beyond its accurate measurement, it must be possible to establish an end-of-life criterion and investigate the effect of other environmental factors. Therefore, increasing the frequency of the DF measurement has been suggested as a solution to minimize the effect of the angle measurement error, for which an optimal frequency range has been calculated. In the following, several electrolytic capacitors are subjected to a laboratory study to investigate the effects of capacitor aging, temperature, and measurement frequency on the DF. According to the obtained results, changes in the capacitor resistance dominate the DF, thereby enabling the same end-of-life criterion to be applied for monitoring a capacitor condition.

Index Terms—Condition monitoring, dissipation factor (DF), electrolytic capacitor, end-of-life criteria, loss angle, predictive maintenance.

NOMENCLATURE

δ	Loss angle (rad).
φ	Capacitor impedance angle (rad).
X_c	Capacitor reactance (m Ω).
ω	Angular frequency (rad/s).
ESR	Capacitor equivalent series resistance (m Ω).
C	Capacitor capacitance (mF).

Manuscript received 21 March 2022; revised 23 May 2022; accepted 10 June 2022. Date of publication 16 June 2022; date of current version 3 February 2023. This work was supported by the Reliable Power Electronic-Based Power Systems (REPEPS) Project at the AAU Energy Department, Aalborg University, as a part of the Villum Investigator Program funded by the Villum Foundation. Recommended for publication by Associate Editor Mario Pacas. (Corresponding author: Moein Ghadrđan.)

Moein Ghadrđan and Hossein Mokhtari are with the Center of Excellence in Power System Management and Control (CEPSMC), Department of Electrical Engineering, Sharif University of Technology, Tehran 145889694, Iran (e-mail: ghadrđanmoein@ee.sharif.edu; mokhtari@sharif.edu).

Saeed Peyghami, Huai Wang, and Frede Blaabjerg are with the AAU Energy Department, Aalborg University, 9220 Aalborg, Denmark (e-mail: sap@energy.aau.dk; hwa@energy.aau.dk; fbl@energy.aau.dk).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JESTPE.2022.3183837>.

Digital Object Identifier 10.1109/JESTPE.2022.3183837

ESL	Capacitor equivalent series inductance (μ H).
ESR ₀	Capacitor ESR initial value (m Ω).
C ₀	Capacitor capacitance initial value (mF).
DF ₀	Capacitor initial DF.
v_c	Capacitor voltage (V).
i_c	Capacitor current (A).
V_e	Electrolyte volume.
V_{e0}	Electrolyte initial volume.
θ_e	Expected angle measurement error (rad).

I. INTRODUCTION

WIDESPREAD use of power electronic converters in a variety of applications, from modern power generation and transmission systems to electrical transportation and home appliances, has resulted in a growing focus on improving the reliability of this equipment [1]–[3]. Fault detection and condition monitoring systems are the most effective ways to improve a converter availability during its operational phase. Fault detection systems output can be used as an indicator for the converter intelligent control to improve its performance in the event of a failure [4]. However, condition monitoring systems can be used to determine the optimal timing for predictive maintenance, as illustrated in Fig. 1. It is possible to schedule converter maintenance in two ways. Corrective maintenance is performed after a failure has occurred while preventive maintenance takes place prior to the failure to prevent it. Preventive maintenance can also be scheduled periodically or predictably. Periodic maintenance can be set at regular time intervals or based on the system service life. However, to carry out predictive maintenance, a condition monitoring system is needed to evaluate the system actual health status. The converter downtime can be minimized with such systems, increasing its availability.

Condition monitoring involves continuously observing components degradation indicators to determine a component approximate remaining useful life (RUL). Capacitors and semiconductors are the most vulnerable components in a power electronic converter [5]–[8]. Therefore, condition monitoring systems are often aimed at detecting the end of useful life (EUL) of these components. Semiconductor health condition monitoring methods have been well reviewed in [9] and [10]. Soliman *et al.* [11] and Zhao *et al.* [12] also




Fig. 1. Different types of maintenance possibilities in components and systems.

offer in-depth reviews of previously presented methods for monitoring a capacitor health condition.

Capacitor failures can be categorized as catastrophic or wear out. Catastrophic failures occur as the result of a single-event overstress, while wear-out failures are caused by gradual degradation of the capacitor [13]. A condition monitoring system is used to identify the capacitor EUL to prevent wear-out failures by optimally scheduling preventing maintenance. The predominant mechanism of wear-out failures varies depending on the type of capacitor. Electrolyte evaporation is the predominant cause of aging in small-size aluminum electrolytic capacitors (AL-Caps). In contrast, electrolyte evaporation is less common in large-size capacitors due to their lower ESR and larger heat dissipation surface. For large AL-Caps, electrochemical reactions in the oxide layer play a key role in aging [14]. Any of the mechanisms listed earlier can result in changes to a set of indicators called capacitor degradation or lifetime indicators. Continuously measuring these indicators allows monitoring of a capacitor condition.

In the last three decades, a variety of degradation indicators have been introduced to monitor the condition of AL-Caps. These indicators can be classified into two categories of electrical and non-electrical. Fig. 2 depicts an overview of the various indicators currently being used [11], [12].

The methods proposed for capacitor monitoring based on the indicators in Fig. 2 can also be classified into online and offline groups. It is not necessary to dismantle the capacitor in online methods, and the lifetime indicator can be measured while the converter is running normally. However, offline methods require the disassembling of the capacitor and interrupting the converter normal operation before the lifetime indicator can be measured. Non-electrical indicators are commonly measured offline. Of course, online methods can also be carried out using temperature or pressure sensors embedded in the capacitor [15], [16].

Methods based on measuring electrical indicators have been more popular, because they are able to monitor the capacitor condition online without requiring additional hardware. On the other hand, the end-of-life criteria for capacitors are mainly introduced based on electrical indicators of capacitance and

ESR [11], [12]. As a result, if non-electrical indicators are used, it is necessary to establish a relationship between them and electrical indicators. This relationship will probably not be similar for capacitors with different specifications, which complicates the use of non-electrical indicators. Briefly, capacitor condition monitoring methods based on non-electrical indicators usually require the use of expensive measuring equipment. Furthermore, no uniform criteria for the end-of-life exist in non-electrical methods.

Capacitance is the most common electrical indicator for observing the condition of different types of capacitors. For AL-Caps, measuring the ESR along with the capacitance is even more common due to the relatively high ESR of the AL-Caps compared with that of films and ceramic capacitors [11]. On the other hand, there are criteria for determining the AL-Caps EUL based on the capacitance and ESR, and the effect of temperature on these indicators has been thoroughly studied. These have led to the preference of using the capacitance and ESR over the other electrical indicators shown in Fig. 2. It may be difficult to measure the dissipation factor (DF), impedance, or voltage ripple, or determine the degradation level of a capacitor based on them [12]. Especially in the case of the DF, which is an important indicator used by electrolytic capacitor manufacturers in accelerated degradation testing, an effective online method to obtain the DF values at a satisfactory accuracy level has not yet been developed. The effect of the temperature on this indicator has not been adequately explored either.

Using other electrical indicators, such as the DF, may be advantageous, and it may even make the capacitor monitoring easier. The DF equals the tangent of the loss angle, which is the complement of the capacitor impedance angle. It is, therefore, possible to determine the capacitor condition by measuring its impedance angle. The capacitor impedance angle can be found by measuring the time difference between its voltage and current components at a specific frequency. Time measurements have usually shown to be more accurate, because timers have been developed further than equipment for measuring electrical parameters.

Accordingly, various studies have been conducted for monitoring the condition of a capacitor by measuring its time constants. In [17], while the converter is turned off, the dc-link capacitor is paralleled with two different resistors using two MOSFETs. The capacitance and ESR are then estimated by measuring the capacitor time constants when it is discharging into the resistors. Additional hardware and the necessity of monitoring during the converter shutdown process are the shortcomings of the proposed method. The reported accuracy of the capacitance and ESR measurement is about 2.5%, which is quite acceptable for monitoring electrolytic capacitors.

Similarly, [18] proposes a method to monitor the condition of dc-link capacitors in multimodule converters (MMCs). Using this method, the submodules are bypassed one by one, and the capacitance of each cell is estimated by measuring the time constant when the capacitor is discharging into the bleeding resistor. However, the method used in this study can only be used to monitor the capacitors in MMCs.




Fig. 2. AL-Caps degradation indicators and acquisition methods.

Some preliminary studies have examined the possibility to use the DF to monitor electrolytic capacitors [19], [20]. However, since the DF is normally calculated indirectly based on the capacitor value and ESR, recent studies have not used this indicator to monitor the capacitor health condition. Obviously, if the capacitance and ESR are measured, the capacitor condition can be monitored based on them, which eliminates the need for DF.

An alternative method of estimating the DF based on measuring the capacitor impedance angle can be proposed, as previously explained. Measuring the phase difference between the capacitor current and voltage components at a specific frequency can provide the impedance angle, which subsequently yields the DF. This method of monitoring is problematic due to the sharp change in the DF ratio at low frequencies, such as grid frequency. With a high-quality capacitor, the loss angle is almost 0 at low frequencies, and the impedance angle is nearly 90°. For these angles, even the smallest angle measurement error will significantly alter the angles tangent ratio, making it practically impossible to monitor the condition by the impedance angle measurement. To solve this problem, this article suggests increasing the measurement frequency in order to increase the loss angle. Therefore, the effect of the possible angle measurement error on the error of the proposed monitoring system will decrease significantly as the loss angle increases. Of course, for each capacitor, an optimal frequency range is conceivable, in which the error of measuring the DF will be minimal.

To make a decision based on the proposed method, it is necessary to review the capacitor end-of-life criteria based on the DF. In some previous studies, the range of possible changes of the DF over the life of the capacitor has been presented based on the manufacturers' information [14], [19]. However, since different studies have provided different ranges of change, laboratory studies are needed to find the most reliable criteria.

Although a method of acquiring the DF in an ac/dc/ac converter is recently presented in [21], this article takes a mathematical approach to explain the principle of monitoring

the capacitor condition using the DF. Moreover, the necessary considerations for the application of this indicator are described in detail. Given that the proposed method focuses on measuring the DF at relatively high frequencies, it is necessary to fully evaluate the effect of frequency on the DF. On the other hand, the effect of temperature must also be investigated. Accordingly, the main contributions of this article can be summarized as follows:

- 1) monitoring the condition of the electrolytic capacitors based on the DF;
- 2) measurement of the DF based on capacitor impedance angle at high frequencies;
- 3) finding an optimal frequency range for the DF measurement in order to minimize the overall error of the proposed approach;
- 4) investigating the change of the DF of an electrolytic capacitor over its lifetime;
- 5) analyzing the effect of the frequency and temperature on the electrolytic capacitor DF.

This article continues as follows. Section II presents a complete analysis of how to use the DF to monitor the electrolytic capacitor condition. In this section, the optimal frequency range for monitoring the condition of the capacitor is determined. In Section III, the laboratory data are presented to determine a criterion for the capacitor end-of-life based on the DF, and the effects of the temperature and frequency on the DF are investigated. Finally, Section IV concludes this article.

II. DF AS A DEGRADATION INDICATOR

The DF refers to the ratio of the energy dissipated in the ESR to the energy stored in a capacitor. Since film capacitors have a very low ESR, the DF can usually be estimated for electrolytic capacitors. A practical capacitor can be modeled as a set of an ideal capacitor, an ESR, and a series inductor (ESL). A power electronic converter operating frequency is designed for capacitors to operate in the capacitive region. Therefore, the ESL effect can often be ignored, and the simplified equivalent circuit of the capacitor can be considered as a




Fig. 3. Capacitor (a) electrical equivalent circuit, and (b) V/I phasor diagram.

combination of an ideal capacitor and an ESR, as illustrated in Fig. 3. Three components make up the AL-Caps ESR, i.e.,

$$ESR = R_o + R_e + R_d \quad (1)$$

where “ R_o ” refers to the ohmic resistance of the aluminum plates and terminals. “ R_e ” is the resistance of the electrolyte, which decreases with the increasing number and mobility of carriers, and “ R_d ” represents the dielectric frequency-dependent losses that occur if the capacitor is exposed to a variable field [22]. As the capacitor ages and the electrolyte gradually evaporates, the number of carriers decreases, resulting in an increase in the electrolyte resistance and a decrease in the capacitor capacitance. Increasing the temperature also increases the mobility of the carriers and lowers the electrolyte resistance. Thus, it is clear that the capacitor ESR and capacitance change with temperature and frequency, and these should be taken into account when measuring the degradation indicators.

The DF, based on definition, is equal to the tangent of the angle between the capacitor impedance vector and the negative reactive axis, as shown in Fig. 3. This angle is called the loss angle (δ), which is the complement of the capacitor impedance angle (φ). Therefore, by measuring the capacitor impedance angle, the DF can also be calculated. The relationship between the DF and the capacitor ESR and capacitance is as follows:

$$DF = \frac{\text{Energy Dissipated/cycle}}{\text{Energy stored/cycle}} = \frac{ESR \cdot i_c^2}{X_c \cdot i_c^2} = ESR \cdot C\omega. \quad (2)$$

The DF can also be calculated based on the capacitor impedance angle as

$$DF = \tan(\delta) = \tan\left(\frac{\pi}{2} - \varphi\right) = \frac{1}{\tan(\varphi)}. \quad (3)$$

Defining an appropriate benchmark for determining the AL-Caps EUL based on the DF is essential for monitoring the capacitor condition. The health index of the capacitor can be defined as the ratio of the DF at any given time to its initial value, i.e.,

$$\frac{DF}{DF_0} = \frac{ESR \cdot C \cdot \omega}{ESR_0 \cdot C_0 \cdot \omega} = \frac{ESR}{ESR_0} \times \frac{C}{C_0}. \quad (4)$$




Fig. 4. DF calculation error for different angle measurement errors at different loss angles.

Alternatively, this relationship can be rewritten based on the capacitor impedance angle

$$\frac{DF}{DF_0} = \frac{\tan(\delta)}{\tan(\delta_0)} = \frac{\tan(\frac{\pi}{2} - \varphi)}{\tan(\frac{\pi}{2} - \varphi_0)} = \frac{\tan(\varphi_0)}{\tan(\varphi)}. \quad (5)$$

Equations (4) and (5) point out that there are two possible approaches to find the DF. In the first approach, it is necessary to measure both the capacitance and ESR of the capacitor to calculate the DF. However, it is quite clear that if the capacitance and ESR are available, they can be used to determine the health condition of the capacitor. In the second method, the DF is calculated by measuring the capacitor impedance angle, which, as previously described, may offer an advantage over other monitoring techniques. Therefore, the proposed method in this article involves monitoring the condition of an electrolytic capacitor based on (5).

However, particularly, for high-quality sound capacitors, the impedance angle is close to 90° , and the loss angle is nearly 0. With these angles, the angle measurement error is greatly magnified by the tangent function, making it nearly impossible to monitor the condition using the DF. To evaluate this, an error function is defined as follows:

$$\text{Err}(\delta, \theta_e) = 1 - \frac{\tan(\delta + \theta_e)}{\tan(\delta)}. \quad (6)$$

Equation (6) shows the error of calculating the DF due to θ_e degrees of error in measuring a specified loss angle (δ). Fig. 4 presents the absolute value of the percentage error calculated based on (6) for positive measurement error values (θ_e). A similar chart can also be drawn for negative error values.

According to Fig. 4, even a small angle measurement error, at angles close to 0 or 90° , will lead to errors of several hundred percent on the DF calculations. The angles of about 45° also result in minimum errors in estimating the DF. In other words, the closer to 45° the loss angles are, the smaller the effect of the angle measurement error on the DF calculation error. The exact value of the optimal angle for having the minimum error in the DF calculation can be achieved by taking the derivative of (6) as follows:

$$\frac{\partial \text{Err}(\delta, \theta_e)}{\partial \delta} = -\frac{\tan(\theta_e)(\tan^2(\delta) + 2 \tan(\theta_e) \tan(\delta) - 1)}{(1 - \tan(\theta_e) \tan(\delta))^2 \tan^2(\delta)}. \quad (7)$$

TABLE I
SPECIFICATION OF THE ELECTROLYTIC CAPACITOR

Manufacture Part No.	Capacitance (mF)	Max. ESR 25 °C, 10 kHz (mΩ)	Cut-off Freq. (kHz)
Cornell Dubilier 500R112M500BC2B	1.1	108.8	10




Fig. 5. DF calculation error for different angle measurement errors at different measurement frequencies.

To obtain the optimal angle, the roots of (7) are calculated

$$\delta_{1,2} = \tan^{-1} \left(-\tan(\theta_e) \pm \sqrt{\tan^2(\theta_e) + 1} \right). \quad (8)$$

Considering $0^\circ \leq \delta \leq 90^\circ$, only one of the roots can be acceptable

$$\delta = \tan^{-1} \left(-\tan(\theta_e) + \sqrt{\tan^2(\theta_e) + 1} \right). \quad (9)$$

Also, since θ_e is usually very close to zero, (9) can be further simplified as

$$\delta = \tan^{-1} \left(-\theta_e + \sqrt{\theta_e^2 + 1} \right). \quad (10)$$

As explained earlier, angle measurement error leads to minimal DF calculation error at angles of about 45° . Therefore, the loss angle must be increased to reach 45° . According to (2), the loss angle depends on the capacitance, ESR, and frequency. Since the capacitor ESR and capacitance are uncontrollable characteristics, the only way to increase the loss angle is to increase the frequency of the impedance angle measurement. In other words, it is necessary to measure the phase difference between the high-frequency components of the capacitor current and voltage. The current high-frequency component may also flow normally through the capacitor during converter operation, or it can be injected from an external source.

For an electrolytic capacitor with specifications in Table I [23], the corresponding measurement frequencies for different loss angles have been calculated, and Fig. 4 has been redrawn. This time, however, the angle measuring frequency has been substituted for the loss or impedance angle (Fig. 5).

The ESL effect is also taken into consideration when calculating the frequencies corresponding to the loss angles. According to Fig. 5, as the measurement frequency approaches the capacitor cutoff frequency, the loss angle reaches about

TABLE II
OPTIMAL ANGLES AND FREQUENCIES TO MINIMIZE THE DF ESTIMATION ERROR

θ_e (deg)	Optimal angle (deg)	Optimal Frequency (Hz)	DF expected estimation error
-2	46.00	1351.9	6.74%
-1.5	45.75	1340.6	5.10%
-1	45.50	1329.4	3.43%
-0.5	45.25	1318.2	1.73%
0.5	44.75	1296.2	1.76%
1	44.50	1285.3	3.55%
1.5	44.25	1274.5	5.38%
2	44.00	1263.7	7.23%

90° , and the DF estimation error due to the angle measurement error is maximum. For different values of the angle measurement errors, Table II shows the optimal measurement angles and frequencies based on (9), as well as the expected errors of the DF calculation.

Accordingly, the error of estimating the DF due to angle measurement error at a frequency of approximately 1.3 kHz is minimum. In other words, if the impedance angle is obtained by measuring the phase difference between the 1.3-kHz components of the capacitor current and voltage, the errors in the angle measurement will have the least impact on the DF. Although, variations of the capacitance and ESR due to frequency or temperature changes may shift the optimum frequency range.

According to Fig. 5, estimating the DF by measuring the loss angle at the grid frequency might result in a significant error. For example, just 0.5° of the angle measurement error at 50 Hz leads to about 24% error in the DF estimation.

In addition, the loss angle changes over time as the capacitor characteristics drift. The measurement frequency should not be set too high; otherwise, the initial loss angle will be too large. Consequently, as the loss angle increases over the life of the capacitor, the DF estimation error may become unacceptable. In other words, the measurement frequency must be adjusted, such that the loss angle varies around 45° during the life of the capacitor. By way of example, if the DF is expected to increase by 100% over the life of the capacitor, the measurement frequency must be set, such that the initial loss angle is about 35° and reaches about 55° when the capacitor is fully derated. To realize such a scheme for the capacitor of Table I, a measurement frequency of about 1 kHz should be selected.

III. DF INDICATOR CONSIDERATIONS

Apart from the accurate measurement of the aging indicators, there are other factors to consider in the condition monitoring process, as shown in Fig. 6. A key factor to the effectiveness of any monitoring method is the selection of a proper EUL criterion. If the appropriate end-of-life criteria are not applied, the equipment may either fail before the condition monitoring system detects EUL, or an early replacement or repair signal may be triggered when the equipment is still capable of functioning for a considerable period of time.

Taking environmental changes into account is the next step. An appropriate aging indicator must give an alarm only when




Fig. 6. Different stages of the condition monitoring process.

the equipment ages. Therefore, changes resulting from other factors must either be removed or corrected. Temperature change is one of the factors that affect degradation indicators, such as capacitance or ESR. Most condition monitoring studies suggest methods to eliminate the temperature effect. Some correct the temperature effect based on information provided by manufacturers. In the following, using laboratory studies on the DF, the abovementioned cases have been evaluated.

A. EUL Criterion Based on the DF

Different end-of-life criteria have been introduced for electrolytic capacitors operating under various conditions. End-of-life criteria for electrolytic capacitors most commonly involve a 20% decrease in the capacitance or 100% increase in the ESR [11], [12]. A 30% reduction in electrolyte volume has also been introduced but has not been widely employed due to the complexities involved in measuring the electrolyte volume [24]. Several studies have tried to determine the capacitor EUL by establishing correlations between different indicators, such as weight and electrical indicators. Accordingly, [25] introduces a new criterion for determining the EUL of a particular capacitor based on the weight. A similar approach is taken in the following to provide a new criterion for determining the EUL of electrolytic capacitors based on the DF. The accuracy of the proposed criterion has then been evaluated by laboratory examination.

According to [22] and [26], the capacitance of AL-Caps changes directly with the changes in the electrolyte volume over time, whereas their ESR is inversely proportional to the square of the electrolyte volume based on [24], i.e.,

$$\frac{C}{C_0} = \frac{V_e}{V_{e0}} \quad (11)$$

$$\frac{ESR}{ESR_0} = \left(\frac{V_{e0}}{V_e} \right)^2. \quad (12)$$

Substituting (11) and (12) into (4), the DF can be calculated based on the electrolyte volume as

$$\frac{DF}{DF_0} = \frac{ESR}{ESR_0} \times \frac{C}{C_0} = \frac{V_e}{V_{e0}} \times \left(\frac{V_{e0}}{V_e} \right)^2 = \frac{V_{e0}}{V_e}. \quad (13)$$

According to (13), the DF appears to be inversely proportional to the electrolyte volume. However, since (12) only takes into account the electrolyte resistance, and according to (1), the capacitor ESR is composed of three components, of which the electrolyte resistance is just one component, the capacitor ESR seems to increase at a higher rate than expected by (12). Hence, the DF will also rise faster than the rate suggested by (13).

As explained earlier, the capacitor EUL criterion based on the DF can be derived using the accepted criteria based on the capacitance and ESR. According to (4), if the capacitance drops by 20% and the ESR increases by 100%, the DF would rise by about 60% during the useful life of the capacitor. However, the correctness of this criterion depends on the assumption that the capacitor EUL criteria based on capacitance and ESR occur simultaneously. Of course, this assumption is not always true. It should be noted that the end-of-life criteria based on the capacitance or ESR are provided for indirect estimation of a capacitor thermal or voltage limits. With rising ESR and increasing power loss, the capacitor approaches its thermal limit, while with decreasing capacitance and rising capacitor voltage peak, it nears its voltage limit. Whenever the capacitor reaches either the voltage limit or the thermal limit, it will fail. Thus, the criteria based on the capacitance and ESR do not necessarily result in similar end-of-life moments.

A laboratory study on nine 56- μ F–35-V electrolytic capacitors has been carried out in order to more accurately evaluate the DF change over the capacitors life. Repeating the test on several capacitors will lead to more reliable results. For 2000 h, capacitors were exposed to a nominal voltage of 35 V and a current of 0.3 A. Approximately every 200 h, the capacitors parameters were measured by an “Agilent E4989” type RLC meter, and the results are shown in Fig. 7. The measured values are normalized with respect to the initial values in order to facilitate analysis.

In Fig. 7, the averages of the data are labeled. The first point of interest is the huge difference in the end-of-life detection times based on the EUL criteria for capacitance and ESR. Based on Fig. 7. The majority of the studied capacitors have reached their EUL at about 1000 h (green label) if a 100% increase in the ESR is considered as a sign of a capacitor nearing the end of life. By contrast, if a 20% reduction in the capacitance is used as a decision criterion, the useful life of capacitors would almost double, increasing by 1000 h (yellow label).

According to Fig. 7, a decrease of about 10% in the capacitance has led to a tenfold increase in the ESR. Of course, another group of capacitors may experience a faster change in the capacitance. That is why AL-Caps should be monitored by measuring simultaneously their capacitance and ESR [17], [27]–[29]. Consequently, observing the condition of the capacitor based on the DF may be of great advantage, since it can show both the capacitance and ESR variations. However, before it can be used effectively, it must be supported by a reliable EUL criterion.

The end-of-life criteria for various degradation indicators refer to the moment when the rate of change of that indicator




Fig. 7. Experimental results: impact of capacitor aging on the normalized values of (a) capacitance, (b) ESR, and (c) DF.

starts to increase considerably. Based on the data in Fig. 7, the DF changes are more affected by the changes in the ESR, suggesting that a 100% increase in the DF can also provide a good indication of the EUL of an electrolytic capacitor.

B. DF Temperature–Frequency Profiles

Along with the equipment aging, degradation indicators are affected by other variables, such as environmental conditions and frequency. Monitoring the condition of equipment requires recognizing the effect of aging from other factors. Therefore, the effect of any factor that alters degradation indicators

by a mechanism other than aging must be eliminated or corrected. Temperature and frequency are the main external factors that can affect the capacitor lifetime indicators, such as capacitance, ESR, and, consequently, the DF through a mechanism other than aging. Therefore, their effects must be removed or corrected in some way.

On the same capacitor tested in Section III-A, experiments are conducted to investigate the effects of temperature and frequency on the DF. During these experiments, the temperature is changed from -30 to $+160$ °C, and the capacitance, ESR, and DF are measured with an *RLC* meter in the frequency range of 100 Hz–12.5 kHz. Further increasing the frequency leads to a loss angle near 90° , making measurement of the DF impossible. The measured values are normalized to the values at 25 °C, and the results are shown in Fig. 8.

Changes in the capacitance and ESR with temperature are entirely consistent with the expectations. With increasing the temperature and mobility of the carriers, the capacitance increases, and ESR decreases. As a result of freezing the electrolyte, a sharp increase in the ESR can also be observed. The small diagrams on each figure show the maximum variation of the parameters due to the temperature changes from -30 to 160 °C at different frequencies. With increasing frequency, temperature-induced changes in the capacitance and ESR sharply increase, while the maximum change in the DF drops. The DF exhibits a better high-frequency performance, because the ESR increases sharply at low temperatures, while, at the same time, the capacitance decreases. Therefore, according to (2), the DF rises less than the ESR as the temperature drops.

The temperature-related changes in each parameter should, of course, be compared with the expected changes range resulting from aging. Although the temperature-induced changes in the capacitance appear to be less pronounced than the changes in the ESR and DF, it should be noted that capacitance is expected to change by only about 20% due to aging, while the expected range of changes in the ESR and DF is five times wider.

Furthermore, the converter application and possible temperature fluctuations should also be taken into account. In aerospace applications, for example, the converter may operate over a wide range of temperature changes, making it necessary to consider a temperature measurement system to differentiate between the effects of temperature and aging. While in many applications, capacitor temperature may never fall below 40 °C (assuming 25 °C as the ambient normal temperature and an additional 15 °C due to capacitor losses). In this case, considering the scale of temperature changes and its effects on aging indicators, it would be wise to evaluate the necessity of measuring temperature and correcting its impact. Accordingly, Fig. 9 shows changes in the capacitance, ESR, and DF for the capacitor of Section III-A at various frequencies and varying operating temperature ranges (up to 160 °C).

If a 10% change in the ESR or DF and 2% change in the capacitance due to temperature variations can be overlooked (one-tenth of the expected changes with capacitor aging), and if the operating temperature range of the capacitor is greater than 40 °C, it may not be necessary to measure and correct the




Fig. 8. Experimental results: impact of temperature and frequency on the normalized values of (a) capacitance, (b) ESR, and (c) DF with respect to the values at 25 °C.

effects of temperature on the ESR and DF. However, despite the fact that the capacitance is affected by temperature more gently, the impact of temperature cannot be ignored, as the temperature effects on the capacitance are still significant when compared with those caused by aging. Therefore, if the capacitance is used as an aging precursor, to ensure proper operation of the condition monitoring system, it is necessary to measure the capacitor temperature and correct its effects.




Fig. 9. Maximum temperature-induced changes in (a) capacitance, (b) ESR, and (c) DF for different temperature ranges (up to 160°) and frequencies.

IV. CONCLUSION

The main goal of this article is to highlight the possibility of using the DF as an electrical lifetime indicator along with the capacitance and ESR. A feasibility evaluation has been conducted on the use of the DF to encourage future studies to develop acquisition methods based on the measurement of this indicator as recently done in [21]. A solution for accurate measurement of DF based on capacitor impedance

angle has been proposed, and an optimal frequency range has been calculated to minimize the effect of angle measurement error on the DF estimation. Accordingly, by increasing the measurement frequency and corresponding loss angle to 45°, the DF calculation error can be minimized. In other words, if the measurement frequency increases to the point when the energy dissipated at that specified frequency is equal to the stored energy, the best result will be obtained for condition monitoring based on the DF.

In the second part of this study, considerations related to the use of the DF as a degradation precursor are addressed. According to the experiments, the change in the DF during the life of the capacitor is more affected by changes in the ESR, and therefore, the same end-of-life criterion should be considered. However, DF will be a more reliable indicator, since it provides information about both capacitance and ESR. The effect of temperature changes on the DF at different frequencies is also considered. According to the results, the full-range temperature change of the DF falls with increasing the measurement frequency. In the temperature range above 40°, the DF is least affected by the temperature after ESR.

In conclusion, even though this article focuses on electrolytic capacitors, the possibility of using DF to monitor the condition of film and ceramic capacitors is not ruled out. Due to the low ESR of film capacitors, it is not feasible to monitor their situation based on this indicator. Therefore, using the DF measured at reasonably higher frequencies, as an alternative to the ESR, can be very attractive.

REFERENCES

- [1] Y. Song and B. Wang, "Survey on reliability of power electronic systems," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 591–604, Jan. 2013, doi: [10.1109/TPEL.2012.2192503](https://doi.org/10.1109/TPEL.2012.2192503).
- [2] U.-M. Choi, F. Blaabjerg, and S. Jørgensen, "Power cycling test methods for reliability assessment of power device modules in respect to temperature stress," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2531–2551, Mar. 2018, doi: [10.1109/TPEL.2017.2690500](https://doi.org/10.1109/TPEL.2017.2690500).
- [3] I. Vernica, H. Wang, and F. Blaabjerg, "Design for reliability and robustness tool platform for power electronic systems—Study case on motor drive applications," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2018, pp. 1799–1806, doi: [10.1109/APEC.2018.8341261](https://doi.org/10.1109/APEC.2018.8341261).
- [4] H. Soliman, H. Wang, and F. Blaabjerg, "Capacitance estimation for DC-link capacitors in a back-to-back converter based on artificial neural network algorithm," in *Proc. IEEE 8th Int. Power Electron. Motion Control Conf. (IPEMC-ECCE Asia)*, May 2016, pp. 3682–3688, doi: [10.1109/IPEMC.2016.7512885](https://doi.org/10.1109/IPEMC.2016.7512885).
- [5] H. Wang, M. Liserre, and F. Blaabjerg, "Toward reliable power electronics: Challenges, design tools, and opportunities," *IEEE Ind. Electron. Mag.*, vol. 7, no. 2, pp. 17–26, Jun. 2013, doi: [10.1109/MIE.2013.2252958](https://doi.org/10.1109/MIE.2013.2252958).
- [6] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May/Jun. 2011, doi: [10.1109/TIA.2011.2124436](https://doi.org/10.1109/TIA.2011.2124436).
- [7] P. Sundararajan, M. H. M. Sathik, F. Sasongko, C. S. Tan, M. Tariq, and R. Simanjorang, "Online condition monitoring system for DC-link capacitor in industrial power converters," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4775–4785, Sep. 2018, doi: [10.1109/TIA.2018.2845889](https://doi.org/10.1109/TIA.2018.2845889).
- [8] P. Venet, F. Perisse, M. H. El-Husseini, and G. Rojat, "Realization of a smart electrolytic capacitor circuit," *IEEE Ind. Appl. Mag.*, vol. 8, no. 1, pp. 16–20, Jan. 2002, doi: [10.1109/2943.974353](https://doi.org/10.1109/2943.974353).
- [9] H. Oh, B. Han, P. McCluskey, C. Han, and B. D. Youn, "Physics-of-failure, condition monitoring, and prognostics of insulated gate bipolar transistor modules: A review," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2413–2426, May 2015, doi: [10.1109/TPEL.2014.2346485](https://doi.org/10.1109/TPEL.2014.2346485).
- [10] P. Ghimire, S. Beczkowski, S. Munk-Nielsen, B. Rannestad, and P. B. Thøgersen, "A review on real time physical measurement techniques and their attempt to predict wear-out status of IGBT," in *Proc. 15th Eur. Conf. Power Electron. Appl. (EPE)*, Sep. 2013, pp. 1–10, doi: [10.1109/EPE.2013.6634419](https://doi.org/10.1109/EPE.2013.6634419).
- [11] H. Soliman, H. Wang, and F. Blaabjerg, "A review of the condition monitoring of capacitors in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 52, no. 6, pp. 4976–4989, Nov./Dec. 2016, doi: [10.1109/TIA.2016.2591906](https://doi.org/10.1109/TIA.2016.2591906).
- [12] Z. Zhao, P. Davari, W. Lu, H. Wang, and F. Blaabjerg, "An overview of condition monitoring techniques for capacitors in DC-link applications," *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 3692–3716, Apr. 2021, doi: [10.1109/TPEL.2020.3023469](https://doi.org/10.1109/TPEL.2020.3023469).
- [13] S. Peyghami, Z. Wang, and F. Blaabjerg, "Reliability modeling of power electronic converters: A general approach," in *Proc. 20th Workshop Control Model. Power Electron. (COMPEL)*, Jun. 2019, pp. 1–7, doi: [10.1109/COMPEL.2019.8769685](https://doi.org/10.1109/COMPEL.2019.8769685).
- [14] W. Huai and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters—An overview," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sep./Oct. 2014, doi: [10.1109/TIA.2014.2308357](https://doi.org/10.1109/TIA.2014.2308357).
- [15] H. Wang, R. Zhu, H. Wang, M. Liserre, and F. Blaabjerg, "A thermal modeling method considering ambient temperature dynamics," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 6–9, Jun. 2020, doi: [10.1109/TPEL.2019.2924723](https://doi.org/10.1109/TPEL.2019.2924723).
- [16] Z. Dou, X. Rong, B. Alfonso, Q. Javaid, and P. Cynthia, "Performance of aluminum electrolytic capacitors and influence of aluminum cathode foils," in *Proc. CARTS USA*. New Orleans, LA, USA: Electronic Components Industry Association (ECIA), vol. 1, Mar. 2010, p. 362.
- [17] Y. Wu and X. Du, "A VEN condition monitoring method of DC-link capacitors for power converters," *IEEE Trans. Ind. Electron.*, vol. 66, no. 2, pp. 1296–1306, Feb. 2019.
- [18] H. Wang, H. Wang, Z. Wang, Y. Zhang, X. Pei, and Y. Kang, "Condition monitoring for submodule capacitors in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 10403–10407, Nov. 2019.
- [19] A. M. R. Amaral and A. J. M. Cardoso, "A simple offline technique for evaluating the condition of aluminum–electrolytic–capacitors," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3230–3237, Aug. 2009, doi: [10.1109/TIE.2009.2022077](https://doi.org/10.1109/TIE.2009.2022077).
- [20] A. M. R. Amaral and A. J. M. Cardoso, "An economic offline technique for estimating the equivalent circuit of aluminum electrolytic capacitors," *IEEE Trans. Instrum. Meas.*, vol. 57, no. 12, pp. 2697–2710, Dec. 2008, doi: [10.1109/TIM.2008.925013](https://doi.org/10.1109/TIM.2008.925013).
- [21] M. Ghadrán, S. Peyghami, H. Mokhtari, and F. Blaabjerg, "Condition monitoring of DC-link electrolytic capacitor in back-to-back converters based on dissipation factor," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9733–9744, Aug. 2022, doi: [10.1109/TPEL.2022.3153842](https://doi.org/10.1109/TPEL.2022.3153842).
- [22] *Type 500R 85 °C High Ripple Current, Inverter Grade, Aluminum Capacitors*. CDM Cornell Dubilier. Accessed: May 2022. [Online]. Available: <http://www.cde.com/resources/catalogs/500R.pdf>
- [23] P. Sun, C. Gong, X. Du, Q. Luo, H. Wang, and L. Zhou, "Online condition monitoring for both IGBT module and DC-link capacitor of power converter based on short-circuit current simultaneously," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3662–3671, May 2017, doi: [10.1109/TIE.2017.2652372](https://doi.org/10.1109/TIE.2017.2652372).
- [24] S. Gulbrandsen, J. Arnold, N. Kirsch, and G. Caswell, "A new method for testing electrolytic capacitors to compare life expectancy," in *Proc. Additional Conf. (Device Packag., HiTEC, HiTEN, CICMT)*, Jan. 2014, pp. 1759–1786.
- [25] A. Gupta, O. P. Yadav, D. DeVoto, and J. Major, "A review of degradation behavior and modeling of capacitors," in *Proc. ASME Int. Tech. Conf. Exhib. Packag. Integr. Electron. Photonic Microsyst.*, Aug. 2018, pp. 1–10.
- [26] P. Sundararajan *et al.*, "Condition monitoring of DC-link capacitors using Goertzel algorithm for failure precursor parameter and temperature estimation," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6386–6396, Jun. 2020, doi: [10.1109/TPEL.2019.2951859](https://doi.org/10.1109/TPEL.2019.2951859).
- [27] A. M. R. Amaral and A. J. Marques Cardoso, "Estimating aluminum electrolytic capacitors condition using a low frequency transformer together with a DC power supply," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jul. 2010, pp. 815–820, doi: [10.1109/ISIE.2010.5637333](https://doi.org/10.1109/ISIE.2010.5637333).
- [28] K. Abdennadher, P. Venet, G. Rojat, J.-M. Retif, and C. Rosset, "A real-time predictive-maintenance system of aluminum electrolytic capacitors used in uninterrupted power supplies," *IEEE Trans. Ind. Appl.*, vol. 46, no. 4, pp. 1644–1652, Jul. 2010, doi: [10.1109/TIA.2010.2049972](https://doi.org/10.1109/TIA.2010.2049972).



Moein Ghadrdan (Graduate Student Member, IEEE) received the B.Sc. degree in electrical engineering from the Iran University of Science and Technology (IUST), Tehran, Iran, in 2015, and the M.Sc. degree from the Sharif University of Technology (SUT), Tehran, in 2017, where he is currently pursuing the Ph.D. degree in electrical engineering.

From 2021 to 2022, he was a Visiting Ph.D. Scholar with the AAU Energy Department, Aalborg University, Aalborg, Denmark. His research interests include condition monitoring and reliability improvement of power electronic converters.



Saeed Peyghami (Member, IEEE) received the B.Sc., M.Sc., and Ph.D. degrees from the Electrical Engineering Department, Sharif University of Technology, Tehran, Iran, in 2010, 2012, and 2017, respectively, all in electrical engineering.

From 2015 to 2016, he was a Visiting Ph.D. Scholar with the Department of Energy, Aalborg University, Aalborg, Denmark. He was a Post-Doctoral Research Fellow with Aalborg University from 2017 to 2021. In 2019, he was a Visiting Researcher with Intelligent Electric Power Grids,

Delft University of Technology, Delft, The Netherlands. He is currently an Assistant Professor in electrical power engineering with Aalborg University. His research interests include reliability, control, and stability of power electronic-based power systems, and renewable energies.



Hossein Mokhtari (Senior Member, IEEE) was born in Tehran, Iran, in 1966. He received the B.Sc. degree in electrical engineering from Tehran University, Tehran, in 1989, the M.Sc. degree in power electronics from the University of New Brunswick, Fredericton, NB, Canada, in 1994, and the Ph.D. degree in power electronics/power quality from the University of Toronto, Toronto, ON, Canada, in 1999.

From 1989 to 1992, he was with the Consulting Division of Power Systems Dispatching Projects, Electric Power Research Center Institute, Tehran. He was selected as a Distinguished Researcher by the Sharif University of Technology, Tehran, several times. In 2020, he was selected as a Country Distinguished Industry-Oriented Professor by the Ministry of Science, Research and Technology of Iran, Tehran. Since 2000, he has been with the Department of Electrical Engineering, Sharif University of Technology, where he is currently a Professor. He has been the technical/administration manager of more than 100 industrial projects. He has authored or coauthored more than 250 journal/conference papers and several book chapters. His main interests include power quality, ac/dc/hybrid microgrids, power electronics and custom power devices.

Dr. Mokhtari has been a member of research committees of several utilities.



Huai Wang (Senior Member, IEEE) received the B.E. degree in electrical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2007, and the Ph.D. degree in power electronics from the City University of Hong Kong, Hong Kong, in 2012.

He was with the ABB Corporate Research Center, Baden, Switzerland, in 2009. He was a Visiting Scientist with the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2013, and ETH Zürich, Zürich, Switzerland, in 2014. He is currently a Professor with the AAU Energy Department, Aalborg University, Aalborg, Denmark, where he leads the group of reliability of power electronic converters (ReliaPEC) and the mission on digital transformation and artificial intelligence (AI). His research interests include the fundamental challenges in modeling and validating power electronic component failure mechanisms and application issues in system-level predictability, condition monitoring, circuit architecture, and robustness design.

Dr. Wang received the Richard M. Bass Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society (PELS) in 2016 and the First Prize Paper Award from the IEEE TRANSACTIONS ON POWER ELECTRONICS in 2021. He serves as an Associate Editor for the *Journal of Emerging and Selected Topics in Power Electronics* and the IEEE TRANSACTIONS ON POWER ELECTRONICS.



Frede Blaabjerg (Fellow, IEEE) received the Ph.D. degree in electrical engineering from Aalborg University, Aalborg, Denmark, in 1995.

He was with ABB Scandia, Randers, Denmark, from 1987 to 1988. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. In 2017, he became a Villum Investigator. He is honoris causa with University Politehnica Timisoara (UPT), Timisoara, Romania, and Tallinn Technical University (TTU), Tallinn, Estonia. He has

authored or coauthored more than 600 journal articles in the fields of power electronics and its applications. He has coauthored four monographs. He is an editor of ten books in power electronics and its applications. His current research interests include power electronics and its applications, such as in wind turbines, photo-voltaic (PV) systems, reliability, harmonics, and adjustable speed drives.

Dr. Blaabjerg has received 33 IEEE Prize Paper Awards, the IEEE Power Electronics Society (PELS) Distinguished Service Award in 2009, the International Power Electronics and Motion Control Conference (EPE-PEMC) Council Award in 2010, the IEEE William E. Newell Power Electronics Award in 2014, the Villum Kann Rasmussen Research Award in 2014, the Global Energy Prize in 2019, and the 2020 IEEE Edison Medal. He has been a Distinguished Lecturer of the IEEE PELS from 2005 to 2007 and the IEEE Industry Applications Society from 2010 to 2011 and from 2017 to 2018. From 2019 to 2020, he was the President of the IEEE PELS. He has been the Vice-President of the Danish Academy of Technical Sciences. He is nominated in 2014–2020 by Thomson Reuters to be between the most 250 cited researchers in engineering in the world. He was an Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012.