Performance Analysis of Fixed Point FIR Filter Architectures

Sreesh P R

Electronics and Communication Engineering National Institute of Technology Puducherry Karaikal, Puduchery 609609 Email: sreeshprpnkm@gmail.com

L S Kumar

Electronics and Communication Engineering National Institute of Technology Puducherry Karaikal, Puduchery 609609 Email: lakshmi@nitpy.ac.in

Abstract—In digital signal processing and communication systems, FIR filters have important role. One of the main challenges in Very Large Scale Integration(VLSI) signal processing is the FIR filter structure with optimized parameters. These filters made up of many adders and multipliers. In FIR filter, multiplier consumes high amount of power. The most important three areas in VLSI are power, area, and delay. This paper compares different types of fixed point FIR filter architectures and analyze the different perfomance parameters such as area, hardware utilization and delay. Different FIR filter architectures such as the conventional method, systolic architecture, associativity transformation and combination of systolic and associativity transformation architectures are considerd. We implemened a 4, 8 and 16 tap filters using the above mentioned architecures and compared their perfomance characteristics.

Index Terms—Associativity, FiR filter, Systolic architecture, Systolic architecture with Associativity tarnsformation.

I. INTRODUCTION

FIR filters are broadly used in digital signal processing (DSP) applications. The difficulty of implementation increases with the filter order and computational accuracy. Realizing these filters in real time is a challenging task with the desired accuracy level [1]. Design optimization of one- and twodimensional, fully pipeline computing structures for areadelay-efficient implementation of FIR filters by systolic decomposition of internal product computation based on distributed arithmetic (DA) performed. FIR filter can be used in many VLSI applications, such as applications in device detection using adaptive noise cancellation technique [2]. Systolic designs are an appealing architectural model for the efficient implementation of computation-intensive DSP applications with features such as simplicity, regularity and structure modularity. These also have considerable potential to deliver highthroughput through the use of high-competitiveness through pipeline or parallel processing or both. Many algorithms and architectures available in the literature for customization of FIR filters to leverage the advantages of systolic processing. However, multipliers need a significant portion of the chip area in these systems, thus reducing the maximum number of processing elements (PEs) and the highest filter order that can be accommodated. [1].

The fixed-point coefficients are modeled and represented in integer forms, binary forms, or canonical sign digit (CSD) forms. The fixed-point coefficients are then realized by method of subexpression sharing (CSS), or by a graph method that reduces the complexity of the hardware. A standard subexpression is defined among coefficients and processed only once. Thus, the number of adders can be reduced [3]. Multipliers with DA have significant popularity because of high-throughput processing capability, cost-effectiveness, and areatime sensitive computing structures [1].

II. LITRATURE REVIEW

Many FIR filter architectures are available in the literature, some of them are discussed in this section. A discrete space optimization technique was proposed for designing FIR filters with orders up to 256 in [4]. Their algorithm can be used to design filters that meets minimax requirements by changing the least square error weighting function. Another algorithm proposed by [5] was for the design of low-power and hardware-efficient linear-phase FIR filters. The algorithm identifies filter coefficients with a reduced number of signedpower-of-two (SPT) words given the filter frequency response characteristics. M.Potkonjak et.al [6]proposed an algorithm for solving the problem of multiple constant multiplications by using the technique of minimizing the number of operations in linear transformation and polynomial calculation.R.I.Hartley [7] proposed an alogotitm to imporve the CSD srchitecture by sharing the subexpressions to get 50 percntage reduction in total no operations. J Yli-Kaakinen and T Saramaki [8] proposed an algorithm in which the number of adders and subtractors are reduced by using a linear programming algorithm and finding the filter coefficients with the simplest coefficient representation. In [9] FIR filters with high-throughput and low-latency systolic structure. The input and output sequences are in bitparallel LSB-first bit-skewed form, and the propagation delay of a complete gated adder and a latch limits the throughput. The bits of a full-bit sample start from the array three clock cycles after the bits of the respective input sample reach the array. L F Chao [10] proposed a transformation algorithm in which cyclic data-flow (DFG) graph, in which nodes represent operations, represents an algorithm with precedence relations between iterations.

Another algorithm proposed by [11] was a nonrecursive signed specific subexpression elimination (NR-SCSE) algo-

rithm that recursive use of a specific subexpression creates a high degree of complexity in the digital structure, the NR-SCSE algorithm enables the designer to overcome this problem by using subexpression space once. S S Jeng,H Chen Lin and S M Chang [12] proposed an architecture that symmetry filter is used for parallel-distributed M-bit arithmetic (M-bit PDA). In this architecture, the pre-calculated partial product is stored in the distributed RAM that reduces hardware required for multiplication hence it consume less area and power. The algorithm proposed by [13] based on mixed-integer linear programming (MILP), finds the minimum number of adders being implemented. In this, discrete coefficients are synthesized by continuously updated subexpression space. L D Van [14] proposed a 2-D systolic filter implementation algorithm that uses the same number of multipliers with lesser quantization error and zero latency.H Yin et.al [15] proposed a systolic array design folding theory which gives an increased throughput with a reduction of hardware. The FIR filters with a high-level transformation technique are taken into account in this paper to compare the delay, power, and area. Systolic architecture, along with the transformation of associativity, are the methods of transformation considered here.

III. SYSTEM OVERVIEW AND WORKING

A digital filter uses a finite number of bits to describe signals and coefficients. Stractures are required which can somehow retain the target filter specifications even after quantizing the coefficients. Conventional FIR filters require blocks such as adders, multipliers, and delay for constructing it. In the case of 4 Tap filter three adder blocks, three multiplier blocks and four filter coefficients are needed to construct it. Let x be the input of the filter, h be the filter coefficients, T be the delay, M will be the mulplier and a be the adders. Then for an N tap filter $h_0, h_1, h_2, ..., h_n$ filter coefficients, $A_0, A_1,, A_n - 1$ adders, $M_0, M_1,, M_n - 1$ multipliers and $T_0, T_1,, T_n$ delay units are needed [2]. A 4 tap Conventional FIR filter is shown in Fig 1 and the simulation results of 4 tap, 8 tap and 16 tap filters are shown in Table 1.

The systolic decomposition scheme provides a versatile choice of the look-up-tables (LUT) address length for DA based computation to decide on the correct area-time tradeoff. One way systolic pipeline array is possible to reduce the memory size by using smaller address lengths for DA-based computing units but on the other hand this compromises on complexity and delay [9]. Two-way systolic pipeline array has immediate response but includes the zero-word interplay between successive samples, both input and output sequences [1] [9]. The systolic architecture comprises several processing elements (PEs) that calculate and transfer data. We can get an array that combines two adjacent PE arrays to one. The operation of each PE performed by the new array is deduced from array operation over two consecutive operation cycles [9]. Fig.2 shows a 4 tap FIR Sytolic filter and the implenetion details of 4,8 and 16 tap filters are given in Table1

In the associativity transformation technique, a program is converted into a data flow graph to show the parallel in the description given. Every node in a data flow diagram belongs to an operation such as add and multiply [10]. The associativity technique can be used to reduce hardware utilization compared to the systolic architecture or conventional FIR architecture [2]. Fig.3 shows a 4 tap FIR filter architecture implementation using the associativity transformation technique.

Systolic architecture with associativity can be a better solution in which the critical path can be reduced with systolic architecture and the hardware utilization can be improved with the associativity transformation [2]. Fig 4 shows a 4 tap systolic with associativity transformation fixed-point FIR filter which utilizes the advantage of the systolic architecture and associativity transformation algorithm.

IV. EXPERIMENTAL RESULTS

The performance parameters such as Power consumption, hardware utilization, and delay of the different FIR filter architectures are simulated using Vivado design suite 2019.2 and results are listed in Table 1.

- 1) Conventional FIR filter: Conventional FIR filter with 4,8 and 16 tap are implemented and simulated and the performance parameters are observed. The FIR filter with 4 taps having a power consumption of 0.223 W and a delay of 16.034nS. The number of LUTs is 22 and slice resisters are 46. In the case of the 8 tap filter, the power consumption is 0.266 W and the delay is 26.045 nS. LUTs and slice registers used are 23 and 56 respectively. For a 16 tap filter the power consumption and delay are 0.458 W and 30.356 nS respectively. The hardware utilization is about 28 LUTs and 62 slice registers.
- 2) Systolic FIR Filter: Systolic FIR filters are implemented and simulated with 4,8 and 16 tap and the output parameters are observed. The FIR filter with 4 taps having a power consumption of 0.282 W and a delay of 12.065nS. The no of LUTs is 22 and slice resisters are 25. In the case of the 8 tap filter, the power consumption is 0.326 W and the delay is 20.066 nS. LUTs and slice registers used are 23 and 28 respectively. For a 16 tap filter the power consumption and delay are 0.688 W and 26.465 nS respectively. The hardware utilization is about 26 LUTs and 32 slice registers.
- 3) Associavity transformation: Associavity transformation FIR filter with 4,8 and 16 tap are implemented and simulated and the performance parameters are observed. The FIR filter with 4 taps having a power consumption of 0.227 W and a delay of 06.088ns. The number of LUTs is 17 and slice resisters are 24. In the case of the 8 tap filter, the power consumption is 0.255 W and the delay is 10.106 nS. LUTs and slice registers used are 21 and 23 respectively. For a 16 tap filter the power consumption and delay are 0.96 W and 18.015 nS respectively. The hardware utilization is about 24 LUTs and 25 slice registers.
- 4) sytolic with associavity FIR Filter: systolic with Associavity transformation FIR filter with 4,8 and 16 tap are implemented and simulated and the performance parameters are observed. The filter with 4 taps having a power consumption of 0.127 W and a delay of 05.998ns. The no of LUTs is




Fig. 1: Conventional FIR Filter architecture: A_0, A_1, A_2 are adders: $h_0, h_1, h_2.h_3$ are filter coefficients: M_0, M_1, M_2, M_3 are multipliers, T_0, T_1, T_2 are delay units: Similar notations are given for other figures also




Fig. 2: Systolic FIR filter architecture




Fig. 3: Associavity transformation FIR filter




Fig. 4: systolic with Associavity transformation FIR filter

TABLE I: Performance comparison of FIR filter architectures

Filter	4 Tap			8 Tap			16 Tap		
Architecture	Power	Hardware	Delay	Power	Hardware	Delay	Power	Hardware	Delay
	(W)	utilization	(nS)	(W)	utilization	(nS)	(W)	utilization	(nS)
Conventional		Slice LUTs: 22			Slice LUTs: 23			Slice LUTs: 28	
	0.223	Slice Registers: 46	16.034	0.266	Slice Registers : 56	26.045	0.458	Slice Registers : 62	30.356
		Bonded IOB: 23			Bonded IOB: 23			Bonded IOB: 25	
Systolic	0.282	Slice LUTs: 22	12.065	0.324	Slice LUTs: 23	20.066	0.688	Slice LUTs: 26	26.465
		Slice Registers : 25			Slice Registers : 28			Slice Registers : 32	
		Bonded IOB: 20			Bonded IOB: 20			Bonded IOB: 20	
Associavity	0.227	Slice LUTs: 17	6.088	0.255	Slice LUTs: 23	10.106	0.496	Slice LUTs: 24	18.015
		Slice Registers: 24			Slice Registers : 21			Slice Registers : 23	
		Bonded IOB: 20			Bonded IOB: 20			Bonded IOB: 20	
Systolic with Associavity		Slice LUTs: 17			Slice LUTs : 23			Slice LUTs: 24	
	0.127	Slice Registers: 24	5.998	0.240	Slice Registers: 21	9.885	0.486	Slice Registers: 23	16.185
		Bonded IOB: 20			Bonded IOB: 20			Bonded IOB: 20	

17 and slice resisters are 24. In the case of the 8 tap filter, the power consumption is 0.240 W and the delay is 9.885 nS. LUTs and slice registers used are 21 and 23 respectively. For a 16 tap filter the power consumption and delay are 0.486 W and 16.18 nS respectively. The hardware utilization is about 24 LUTs and 25 slice registers.

Considering the systolic architecture with associavity transformation it is clear that the hardware utilization, delay and power are getting reduced. Better reduction of area, power and hardware ultization is achived with the combination of systolic architeture with associativity transformation.

V. CONCLUSION

The article presents the implementation of different types of fixed-point FIR filter architectures. The power consumption hs a vital role in energy saving and the increase in speed provides better system performance. The major performance parameters such as power, hardware utilization, and delay in 4, 8, and 16 tap of various fixed-point FIR filter architectures are simulated. The systolic architecture with associativity transformation architecture provides better outcome in contrast to the other architectures. The aforesaid architecture gives better results in terms of power consumption and delay. The simulation results shows 33% power-saving and 5% speed improvement in systolic architecture with associativity transformation compared to associativity transformation in the case of 4 tap filter implementation. Similary the power consumtion and speed increase in 8 tap filter with the same arctitecture is 22% and 4% respectively, for 16 tap filter it is 12% and 4% respectively.

REFERENCES

- [1] P. Meher, S. Chandrasekaran, and A. Amira, "Fpga realization of fir filters by efficient and flexible systolization using distributed arithmetic," *Signal Processing, IEEE Transactions on*, vol. 56, pp. 3009 3017, 08
- [2] V. Jamuna, P. Gomathi, and A. Arun, "Design and implementation of FIR filter architecture using high level transformation techniques," *Indian Journal of Science and Technology*, vol. 11, no. 17, pp. 1–5, May 2018. [Online]. Available: https://doi.org/10.17485/ijst/2018/v11i17/122769

- [3] C.-Y. Yao, W.-C. Hsia, and Y.-H. Ho, "Designing hardware-efficient fixed-point FIR filters in an expanding subexpression space," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 61, no. 1, pp. 202–212, Jan. 2014. [Online]. Available: https://doi.org/10.1109/tcsi.2013.2268551
- [4] Y. Lim and S. Parker, "Discrete coefficient FIR digital filter design based upon an LMS criteria," *IEEE Transactions on Circuits and Systems*, vol. 30, no. 10, pp. 723–739, Oct. 1983. [Online]. Available: https://doi.org/10.1109/tcs.1983.1085295
- [5] M. Aktan, A. Yurdakul, and G. Dundar, "An algorithm for the design of low-power hardware-efficient FIR filters," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 55, no. 6, pp. 1536–1545, Jul. 2008. [Online]. Available: https://doi.org/10.1109/tcsi.2008.917997
- [6] M. Potkonjak, M. Srivastava, and A. Chandrakasan, "Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 15, no. 2, pp. 151–165, 1996. [Online]. Available: https://doi.org/10.1109/43.486662
- [7] R. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 43, no. 10, pp. 677–688, 1996. [Online]. Available: https://doi.org/10.1109/82.539000
- [8] J. Yli-Kaakinen and T. Saramaki, "A systematic algorithm for the design of multiplierless fir filters," 06 2001, pp. 185 – 188 vol. 2.
- [9] C. Caraiscos and K. Pekmestzi, "Low-latency bit-parallel systolic VLSI implementation of FIR digital filters," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 43, no. 7, pp. 529–534, Jul. 1996. [Online]. Available: https://doi.org/10.1109/82.508430
- [10] L.-F. Chao, "Optimizing cyclic data-flow graphs via associativity," in *Proceedings of 4th Great Lakes Symposium on VLSI*. IEEE Comput. Soc. Press. [Online]. Available: https://doi.org/10.1109/glsv.1994.290005
- [11] M. Martinez-Peiro, E. Boemo, and L. Wanhammar, "Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm," *IEEE Transactions on Circuits and Systems II:* Analog and Digital Signal Processing, vol. 49, no. 3, pp. 196–203, Mar. 2002. [Online]. Available: https://doi.org/10.1109/tcsii.2002.1013866
- [12] S.-S. Jeng, H.-C. Lin, and S.-M. Chang, "FPGA implementation of FIR filter using m-bit parallel distributed arithmetic," in 2006 IEEE International Symposium on Circuits and Systems. IEEE. [Online]. Available: https://doi.org/10.1109/iscas.2006.1692725
- [13] D. Shi and Y. J. Yu, "Design of linear phase FIR filters with high probability of achieving minimum number of adders," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 1, pp. 126–136, Jan. 2011. [Online]. Available: https://doi.org/10.1109/tcsi.2010.2055290
- [14] L.-D. Van, "A new 2-d systolic digital filter architecture without global broadcast," *IEEE Transactions on Very Large Scale Integration (VLSI)* Systems, vol. 10, no. 4, pp. 477–486, Aug. 2002. [Online]. Available: https://doi.org/10.1109/tvlsi.2002.800531
- [15] H. Yin, W. Du, Y. H. Hu, and R. Lv, "A novel flexible foldable systolic architecture FIR filters generator," in 2012 IEEE

International SOC Conference. IEEE, Sep. 2012. [Online]. Available: https://doi.org/10.1109/socc.2012.6398337