NANDLAND



Home

The Go Board

FPGA 101

VHDL

Verilog

The Go Board



Only \$65

Now Shipping!

Order Now

Search nandland.com.

Custom Search

Search


UART, Serial Port, RS-232 Interface

Code in both VHDL and Verilog for FPGA Implementation

Do you know how a UART works? If not, first brush up on the <u>basics of UARTs</u> before continuing on. Have you considered how you might sample data with an FPGA? Think about data coming into your FPGA. Data can arrive by itself or it can arrive with a clock. When it arrives with a clock, it is called asynchronous. A UART is an asynchronous interface.

In any asynchronous interface, the first thing you need to know is when in time you should sample (look at) the data. If you do not sample the data at the right time, you might see the wrong data. In order to receive your data correctly, the transmitter and receiver must agree on the **baud rate**. The baud rate is the rate at which the data is transmitted. For example, 9600 baud means 9600 bits per second. The code below uses a generic in VHDL or a parameter in Verilog to determine how many clock cycles there are in each bit. This is how the baud rate gets determined.

The FPGA is continuously sampling the line. Once it sees the line transition from high to low, it knows that a UART data word is coming. This first transition indicates the start bit. Once the beginning of the start bit is found, the FPGA waits for one half of a bit period. This ensures that the middle of the data bit gets sampled. From then on, the FPGA just needs to wait one bit period (as specified by the baud rate) and sample the rest of the data. The figure below shows how the UART receiver works inside of the FPGA. First a falling edge is detected on the serial data line. This represents the start bit. The FPGA then waits until the middle of the first data bit and samples the data. It does this for all eight data bits.



UART Serial Data Stream

The above data stream shows how the code below is structured. The code below uses one Start Bit, one Stop Bit, eight Data Bits, and no parity. Note that the transmitter modules below both have a signal o_tx_active. This is used to infer a tri-state buffer for half-duplex communication. It is up your specific project requirements if you want to create a half-duplex UART or a full-duplex UART. The code below will work for both!

If you want to simulate your code (and you should) you need to use a <u>testbench</u>. Luckily there is a test bench already created for you! This testbench below exercises both the Transmitter and the Receiver code. It is programmed to work at 115200 baud. Note that this test bench is for simulation only and can not be synthesized into functional FPGA code.

VHDL Implementation:

VHDL Receiver (UART_RX.vhd):

```
-- File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
3
     -- This file contains the UART Receiver. This receiver is able to
4
     -- receive 8 bits of serial data, one start bit, one stop bit,
6
     -- and no parity bit. When receive is complete o_rx_dv will be
     -- driven high for one clock cycle.
8
9
     -- Set Generic g_CLKS_PER_BIT as follows:
10
        g CLKS PER BIT = (Frequency of i Clk)/(Frequency of UART)
     -- Example: 10 MHz Clock, 115200 baud UART
11
     -- (10000000)/(115200) = 87
12
13
14
     library ieee;
     use ieee.std logic 1164.ALL;
15
     use ieee.numeric_std.all;
16
17
     entity UART_RX is
18
19
       generic (
         g_CLKS_PER_BIT : integer := 115
20
                                                -- Needs to be set correctly
21
22
       port
23
                      : in std_logic;
24
         i RX Serial : in std logic;
         o_RX_DV
                      : out std logic;
```

UART in VHDL and Verilog for an FPGA

```
26
           o_RX_Byte
                      : out std_logic_vector(7 downto 0)
 27
      end UART_RX;
 28
 29
 30
 31
      architecture rtl of UART_RX is
 32
 33
         type t_SM_Main is (s_Idle, s_RX_Start_Bit, s_RX_Data_Bits,
                              s_RX_Stop_Bit, s_Cleanup);
 34
         signal r_SM_Main : t_SM_Main := s_Idle;
 35
 36
         signal r_RX_Data_R : std_logic := '0';
signal r_RX_Data : std_logic := '0';
 37
 38
 39
 40
         signal r_Clk_Count : integer range 0 to g_CLKS_PER_BIT-1 := 0;
         signal r_Bit_Index : integer range 0 to 7 := 0; -- 8 Bits Total
 41
         signal r_RX_Byte : std_logic_vector(7 downto 0) := (others => '0');
signal r_RX_DV : std_logic := '0';
 42
 43
 44
 45
      begin
 46
 47
         -- Purpose: Double-register the incoming data.
         -- This allows it to be used in the UART RX Clock Domain.
 48
 49
         -- (It removes problems caused by metastabiliy)
 50
         p_SAMPLE : process (i_Clk)
 51
         begin
           if rising\_edge(i\_Clk) then
 52
            r_RX_Data_R <= i_RX_Serial;
 53
 54
             r_RX_Data <= r_RX_Data_R;
 55
           end if;
         end process p SAMPLE;
 56
 57
 58
 59
         -- Purpose: Control RX state machine
 60
         p_UART_RX : process (i_Clk)
         begin
 61
 62
           if rising_edge(i_Clk) then
 63
             case r_SM_Main is
 64
 65
 66
               when s_Idle =>
                 r_RX_DV <= '0';
 67
                 r_Clk_Count <= 0;
 68
                 r Bit Index <= 0;
 69
 70
                 if r_RX_Data = '0' then
 71
                                               -- Start bit detected
 72
                   r_SM_Main <= s_RX_Start_Bit;</pre>
 73
                 else
 74
                   r_SM_Main <= s_Idle;
 75
                 end if;
 76
 77
 78
                -- Check middle of start bit to make sure it's still low
 79
               when s_RX_Start_Bit =>
                 if r_Clk_Count = (g_CLKS_PER_BIT-1)/2 then
  if r_RX_Data = '0' then
 80
 81
 82
                     r_Clk_Count <= 0; -- reset counter since we found the middle
 83
                     r_SM_Main <= s_RX_Data_Bits;
 84
                    else
                     r SM Main <= s Idle;
 85
 86
                    end if;
 87
                 else
                   r_Clk_Count <= r_Clk_Count + 1;
 88
                   r_SM_Main <= s_RX_Start_Bit;</pre>
 89
 90
                 end if;
 91
 92
               -- Wait g_CLKS_PER_BIT-1 clock cycles to sample serial data
 93
 94
               when s_RX_Data_Bits =>
 95
                  if r_Clk_Count < g_CLKS_PER_BIT-1 then
                   r_Clk_Count <= r_Clk_Count + 1;
r_SM_Main <= s_RX_Data_Bits;
 96
 97
 98
                 else
 99
                   r_Clk_Count
100
                   r_RX_Byte(r_Bit_Index) <= r_RX_Data;
101
                    -- Check if we have sent out all bits
102
103
                   if r_Bit_Index < 7 then</pre>
104
                     r_Bit_Index <= r_Bit_Index + 1;
                      r_SM_Main <= s_RX_Data_Bits;
105
106
                   else
107
                     r_Bit_Index <= 0;
108
                     r_SM_Main <= s_RX_Stop_Bit;
109
                   end if;
                 end if;
110
111
```

```
112
113
              -- Receive Stop bit. Stop bit = 1
114
              when s_RX_Stop_Bit =>
                -- Wait g_CLKS_PER_BIT-1 clock cycles for Stop bit to finish
115
                if r_{Clk}_{Count} < g_{CLKS}_{PER}_{BIT-1} then
116
                  r_Clk_Count <= r_Clk_Count + 1;
117
                   r SM Main <= s RX Stop Bit;
118
119
                else
                  r_RX_DV
                            <= '1';
120
                  r_Clk_Count <= 0;
121
122
                  r_SM_Main <= s_Cleanup;
123
                end if;
124
125
126
              -- Stay here 1 clock
127
              when s_Cleanup =>
128
               r_SM_Main <= s_Idle;
                r_RX_DV <= '0';
129
130
131
              when others =>
132
                r SM Main <= s Idle;
133
134
135
            end case;
          end if;
136
137
        end process p UART RX;
138
        o_RX_DV <= r_RX_DV;
139
140
        o_RX_Byte <= r_RX_Byte;
141
     end rtl:
142
```

VHDL Transmitter (UART_TX.vhd):

```
-- File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
 2
 3
                    -- This file contains the UART Transmitter. This transmitter is able
 4
     -- to transmit 8 bits of serial data, one start bit, one stop bit,
5
     -- and no parity bit. When transmit is complete o_TX_Done will be
 6
7
     -- driven high for one clock cycle.
 8
     -- Set Generic g_CLKS_PER_BIT as follows:
9
     -- g_CLKS_PER_BIT = (Frequency of i_Clk)/(Frequency of UART)
10
     -- Example: 10 MHz Clock, 115200 baud UART
11
12
     -- (10000000)/(115200) = 87
13
14
     library ieee;
     use ieee.std_logic_1164.all;
15
16
     use ieee.numeric_std.all;
17
     entity UART TX is
18
19
       generic (
          20
21
         );
22
       port (
         i_Clk
23
                      : in std_logic;
         i_TX_DV : in std_logic;
i_TX_Byte : in std_logic_vector(7 downto 0);
24
25
          o_TX_Active : out std_logic;
26
         o_TX_Serial : out std_logic;
o_TX_Done : out std_logic
27
28
29
30
     end UART TX;
31
32
     architecture RTL of UART TX is
33
34
35
       type t_SM_Main is (s_Idle, s_TX_Start_Bit, s_TX_Data_Bits,
36
                           s_TX_Stop_Bit, s_Cleanup);
       signal r_SM_Main : t_SM_Main := s_Idle;
37
38
39
       signal r_Clk_Count : integer range 0 to g_CLKS_PER_BIT-1 := 0;
       signal r_Bit_Index : integer range 0 to 7 := 0; -- 8 Bits Total
signal r_TX_Data : std_logic_vector(7 downto 0) := (others => '0');
signal r_TX_Done : std_logic := '0';
40
41
42
43
44
45
46
47
       p_UART_TX : process (i_Clk)
       begin
48
         if rising_edge(i_Clk) then
49
```

```
51
             case r_SM_Main is
 52
               when s_Idle =>
 53
                o_TX_Active <= '0';
o_TX_Serial <= '1';
 54
 55
                                               -- Drive Line High for Idle
                 r_TX_Done <= '0';
 56
 57
                 r Clk Count <= 0;
                 r_Bit_Index <= 0;
 58
 59
                 if i_TX_DV = '1' then
 60
                   r_TX_Data <= i_TX_Byte;
 61
 62
                   r_SM_Main <= s_TX_Start_Bit;
 63
                 else
                   r_SM_Main <= s_Idle;
 64
 65
                 end if;
 66
 67
               -- Send out Start Bit. Start bit = 0
 68
 69
               when s_TX_Start_Bit =>
 70
                 o_TX_Active <= '1';
 71
                 o_TX_Serial <= '0';
 72
 73
                 -- Wait g_CLKS_PER_BIT-1 clock cycles for start bit to finish
 74
                 if r_Clk_Count < g_CLKS_PER_BIT-1 then</pre>
 75
                   r_Clk_Count <= r_Clk_Count + 1;
 76
                   r_SM_Main <= s_TX_Start_Bit;
 77
                 else
 78
                   r_Clk_Count <= 0;
 79
                   r_SM_Main <= s_TX_Data_Bits;</pre>
 80
                 end if;
 81
 82
 83
               -- Wait g_CLKS_PER_BIT-1 clock cycles for data bits to finish
 84
               when s_TX_Data_Bits =>
                 o_TX_Serial <= r_TX_Data(r_Bit_Index);</pre>
 85
 86
                 if r_{Clk}_{Count} < g_{CLKS}_{PER}_{BIT-1} then
 87
 88
                   r_Clk_Count <= r_Clk_Count + 1;
                   r_SM_Main <= s_TX_Data_Bits;
 89
 90
                 else
                   r_Clk_Count <= 0;
 91
 92
 93
                   -- Check if we have sent out all bits
                   if r Bit Index < 7 then
 94
 95
                     r_Bit_Index <= r_Bit_Index + 1;</pre>
 96
                     r_SM_Main <= s_TX_Data_Bits;
 97
                   else
                     r_Bit_Index <= 0;
 98
                     r_SM_Main <= s_TX_Stop_Bit;
 99
                   end if;
100
101
                 end if;
102
103
               -- Send out Stop bit. Stop bit = 1
104
               when s_TX_Stop_Bit =>
105
106
                 o_TX_Serial <= '1';
107
                 -- Wait g_CLKS_PER_BIT-1 clock cycles for Stop bit to finish
108
                 if r_Clk_Count < g_CLKS_PER_BIT-1 then
109
110
                   r_Clk_Count <= r_Clk_Count + 1;
111
                   r_SM_Main <= s_TX_Stop_Bit;
                 else
112
                   r_TX_Done <= '1';
113
                   r_Clk_Count <= 0;
114
115
                   r_SM_Main <= s_Cleanup;
116
                 end if;
117
118
119
               -- Stay here 1 clock
120
               when s_Cleanup =>
                 o_TX_Active <= '0';
121
                 r_TX_Done <= '1';
r_SM_Main <= s_Idle;
122
123
124
125
126
               when others =>
127
                 r_SM_Main <= s_Idle;
128
129
             end case;
130
           end if;
131
        end process p_UART_TX;
132
133
        o_TX_Done <= r_TX_Done;
134
135
      end RTL;
```

VHDL Testbench (UART_TB.vhd):

```
-- File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
 3
      -----
     library ieee;
 4
     use ieee.std_logic_1164.ALL;
 5
 6
     use ieee.numeric_std.all;
 8
     entity uart_tb is
     end uart_tb;
 9
10
11
     architecture behave of uart_tb is
12
        component uart_tx is
13
14
          generic (
15
            16
          port (
17
            i_clk : in std_logic;
i_tx_dv : in std_logic;
18
           i_clk
19
            i_tx_byte : in std_logic_vector(7 downto 0);
20
           o_tx_active : out std_logic;
o_tx_serial : out std_logic;
21
22
23
            o_tx_done : out std_logic
24
25
        end component uart tx;
26
        component uart_rx is
27
28
          generic (
29
            30
            );
31
          port (
32
            i_clk
                      : in std_logic;
33
            i_rx_serial : in std_logic;
34
           o_rx_dv : out std_logic;
o_rx_byte : out std_logic_vector(7 downto 0)
35
36
37
        end component uart_rx;
38
39
        -- Test Bench uses a 10 MHz Clock
40
        -- Want to interface to 115200 baud UART
41
42
        -- 10000000 / 115200 = 87 Clocks Per Bit.
        constant c_CLKS_PER_BIT : integer := 87;
43
44
        constant c BIT PERIOD : time := 8680 ns;
45
46
47
        signal r_CLOCK
                           : std_logic
                                                             := '0';
       signal r_clock : Std_logic := '0';
signal r_TX_DV : std_logic := '0';
signal r_TX_BYTE : std_logic_vector(7 downto 0) := (others => '0');
signal w_TX_SERIAL : std_logic;
48
49
50
51
        signal w_TX_DONE : std_logic;
        signal w_RX_DV : std_logic;
signal w_RX_BYTE : std_logic_vector(7 downto 0);
52
53
        signal r_RX_SERIAL : std_logic := '1';
54
55
56
57
        -- Low-level byte-write
       procedure UART_WRITE_BYTE (
   i_data_in : in std_logic_vector(7 downto 0);
58
59
60
          signal o_serial : out std_logic) is
61
62
          -- Send Start Bit
63
64
          o_serial <= '0';
65
          wait for c_BIT_PERIOD;
66
67
          -- Send Data Byte
          for ii in 0 to 7 loop
68
69
           o_serial <= i_data_in(ii);</pre>
70
           wait for c_BIT_PERIOD;
71
          end loop; -- ii
72
73
          -- Send Stop Bit
74
          o_serial <= '1';
75
         wait for c BIT PERIOD;
        end UART_WRITE_BYTE;
76
77
78
79
     begin
80
        -- Instantiate UART transmitter
81
82
       UART_TX_INST : uart_tx
```

```
83
          generic map (
 84
            g_CLKS_PER_BIT => c_CLKS_PER_BIT
 85
 86
          port map (
                        => r_CLOCK,
 87
            i_clk
 88
            i_tx_dv
                        => r_TX_DV,
            i tx byte => r TX BYTE,
 89
            o_tx_active => open,
 90
            o_tx_serial => w_TX_SERIAL,
 91
 92
            o_tx_done => w_TX_DONE
 93
 94
        -- Instantiate UART Receiver
 95
        UART_RX_INST : uart_rx
 96
 97
          generic map (
 98
            g_CLKS_PER_BIT => c_CLKS_PER_BIT
 99
100
          port map (
101
            i_clk
                        => r_CLOCK,
102
            i_rx_serial => r_RX_SERIAL,
            o_rx_dv => w_RX_DV,
103
            o_rx_byte => w_RX_BYTE
104
105
106
107
        r_CLOCK <= not r_CLOCK after 50 ns;
108
109
        process is
110
        begin
111
          -- Tell the UART to send a command.
112
          wait until rising edge(r CLOCK);
113
          wait until rising_edge(r_CLOCK);
114
115
          r_TX_DV <= '1';
          r_TX_BYTE <= X"AB";
116
117
          wait until rising_edge(r_CLOCK);
          r_TX_DV <= '0';
118
          wait until w_TX_DONE = '1';
119
120
121
122
          -- Send a command to the UART
          wait until rising_edge(r_CLOCK);
123
124
          UART_WRITE_BYTE(X"3F", r_RX_SERIAL);
125
          wait until rising_edge(r_CLOCK);
126
127
          -- Check that the correct command was received
          if w_RX_BYTE = X"3F" then
128
129
            report "Test Passed - Correct Byte Received" severity note;
130
131
           report "Test Failed - Incorrect Byte Received" severity note;
132
          end if;
133
134
          assert false report "Tests Complete" severity failure;
135
136
        end process;
137
138
      end behave;
```

Verilog Implementation:

Verilog Receiver (uart_rx.v):

```
// File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
    3
4
    // This file contains the UART Receiver. This receiver is able to
    // receive 8 bits of serial data, one start bit, one stop bit,
    // and no parity bit. When receive is complete o_rx_dv will be
// driven high for one clock cycle.
6
8
9
    // Set Parameter CLKS_PER_BIT as follows:
    // CLKS PER BIT = (Frequency of i Clock)/(Frequency of UART)
10
    // Example: 10 MHz Clock, 115200 baud UART
11
    // (1000000)/(115200) = 87
12
13
    module uart_rx
14
      #(parameter CLKS_PER_BIT)
15
16
17
       input
                   i_Clock,
18
       input
                   i_Rx_Serial,
19
       output
                   o Rx DV,
       output [7:0] o_Rx_Byte
20
21
22
```

```
= 3'b000;
23
        parameter s_IDLE
        parameter s_RX_START_BIT = 3'b001;
 24
        parameter s_RX_DATA_BITS = 3'b010;
 25
        parameter s_RX_STOP_BIT = 3'b011;
parameter s_CLEANUP = 3'b100;
 26
 27
 28
 29
                       r Rx Data R = 1'b1;
        reg
 30
        reg
                       r_Rx_Data = 1'b1;
 31
                       r_Clock_Count = 0;
 32
        reg [7:0]
 33
        reg [2:0]
                       r_Bit_Index = 0; //8 bits total
                       r_Rx_Byte
r_Rx_DV
 34
        reg [7:0]
                                     = 0;
 35
                                     = 0;
        reg
                       r_SM_Main
        reg [2:0]
                                     = 0:
 36
 37
        // Purpose: Double-register the incoming data.
 38
 39
        // This allows it to be used in the UART RX Clock Domain.
        // (It removes problems caused by metastability)
40
41
        always @(posedge i_Clock)
          begin
42
            r_Rx_Data_R <= i_Rx_Serial;
 43
            r_Rx_Data <= r_Rx_Data_R;
44
45
          end
46
47
48
        // Purpose: Control RX state machine
49
        always @(posedge i_Clock)
 50
          begin
 51
 52
            case (r_SM_Main)
              s_IDLE :
 53
 54
                begin
 55
                  r_Rx_DV
                                 <= 1'b0;
 56
                   r_Clock_Count <= 0;
 57
                  r_Bit_Index <= 0;
 58
                                                    // Start bit detected
                   if (r_Rx_Data == 1'b0)
 59
 60
                    r_SM_Main <= s_RX_START_BIT;</pre>
61
                   else
                     r_SM_Main <= s_IDLE;
62
63
                 end
 64
 65
              // Check middle of start bit to make sure it's still low
              s RX START BIT :
66
 67
                 begin
                   if (r_Clock_Count == (CLKS_PER_BIT-1)/2)
68
 69
                     begin
 70
                       if (r_Rx_Data == 1'b0)
 71
                         begin
                           r_Clock_Count <= 0; // reset counter, found the middle
 72
 73
                           r_SM_Main
                                       <= s_RX_DATA_BITS;
 74
                         end
 75
                       else
                         r_SM_Main <= s_IDLE;
 76
77
                     end
 78
                   else
 79
                     begin
 80
                       r_Clock_Count <= r_Clock_Count + 1;
                                     <= s_RX_START_BIT;
81
                       r_SM_Main
 82
                     end
83
                 end // case: s_RX_START_BIT
 84
 85
              // Wait CLKS_PER_BIT-1 clock cycles to sample serial data
86
 87
               s_RX_DATA_BITS :
 88
                 begin
                   if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
89
 90
                     begin
91
                       r_Clock_Count <= r_Clock_Count + 1;
 92
                       r_SM_Main
                                   <= s_RX_DATA_BITS;
 93
                     end
 94
                   else
95
                     begin
96
                       r_Clock_Count
                                               <= 0;
 97
                       r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;
98
                       // Check if we have received all bits
99
100
                       if (r_Bit_Index < 7)</pre>
101
                         begin
                           r_Bit_Index <= r_Bit_Index + 1;
102
                           r_SM_Main <= s_RX_DATA_BITS;
103
104
                         end
105
                       else
106
                         begin
107
                           r_Bit_Index <= 0;
108
                           r_SM_Main <= s_RX_STOP_BIT;
```

```
109
110
                    end
111
                end // case: s_RX_DATA_BITS
112
113
114
              // Receive Stop bit. Stop bit = 1
115
              s RX STOP BIT :
116
                begin
                  // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
117
118
                  if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
119
                    begin
                     120
121
122
                    end
123
                  else
124
                    begin
                     r_Rx_DV
125
                                   <= 1'b1;
                      r_Clock_Count <= 0;
126
127
                     r_SM_Main
                                   <= s_CLEANUP;
128
                    end
                end // case: s_RX_STOP_BIT
129
130
131
132
              // Stay here 1 clock
133
              s_CLEANUP :
134
                begin
                 r_SM_Main <= s_IDLE;
135
136
                  r_Rx_DV <= 1'b0;
137
                end
138
139
140
              default :
141
                r_SM_Main <= s_IDLE;
142
143
            endcase
144
          end
145
146
        assign o_Rx_DV = r_Rx_DV;
147
        assign o_Rx_Byte = r_Rx_Byte;
148
      endmodule // uart_rx
149
```

Verilog Transmitter (uart tx.v):

```
// File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
    3
    \ensuremath{//} This file contains the UART Transmitter. This transmitter is able
4
5
    // to transmit 8 bits of serial data, one start bit, one stop bit,
    // and no parity bit. When transmit is complete o_Tx_done will be
    // driven high for one clock cycle.
8
9
    // Set Parameter CLKS_PER_BIT as follows:
10
    // CLKS_PER_BIT = (Frequency of i_Clock)/(Frequency of UART)
11
    // Example: 10 MHz Clock, 115200 baud UART
    // (1000000)/(115200) = 87
12
13
14
    module uart tx
15
      #(parameter CLKS_PER_BIT)
16
                  i_Clock,
17
       input
18
       input
                   i_Tx_DV,
19
       input [7:0] i_Tx_Byte,
                  o_Tx_Active,
20
       output
21
       output reg o_Tx_Serial,
       output
                  o_Tx_Done
22
23
       );
24
25
      parameter s_IDLE
                              = 3'b000;
      parameter s_TX_START_BIT = 3'b001;
26
      parameter s_TX_DATA_BITS = 3'b010;
27
28
      parameter s_TX_STOP_BIT = 3'b011;
29
      parameter s_CLEANUP
                              = 3'b100;
30
      reg [2:0]
                   r_SM_Main
31
32
      reg [7:0]
                   r_Clock_Count = 0;
33
      reg [2:0]
                   r_Bit_Index = 0;
                   r_Tx_Data
34
      reg [7:0]
                                = 0;
                   r_Tx_Done
35
                                = 0:
      reg
36
      reg
                   r_Tx_Active
                               = 0;
37
38
      always @(posedge i Clock)
39
        begin
40
```

```
41
             case (r_SM_Main)
 42
               s_IDLE :
 43
                 begin
                   o_Tx_Serial
                                                    // Drive Line High for Idle
 44
                                 <= 1'b1;
                                 <= 1'b0;
 45
                   r_Tx_Done
                   r_Clock_Count <= 0;
 46
 47
                   r Bit Index <= 0;
48
                   if (i_Tx_DV == 1'b1)
 49
 50
                     begin
 51
                       r_Tx_Active <= 1'b1;
                       r_Tx_Data <= i_Tx_Byte;
r_SM_Main <= s_TX_START_BIT;
 52
 53
 54
                     end
 55
                     r_SM_Main <= s_IDLE;
 56
                 end // case: s_IDLE
 57
 58
 59
 60
               // Send out Start Bit. Start bit = 0
               s_TX_START_BIT :
 61
                 begin
 62
                   o_Tx_Serial <= 1'b0;
 63
 64
 65
                   // Wait CLKS_PER_BIT-1 clock cycles for start bit to finish
                   if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
 66
 67
                     begin
                       r\_Clock\_Count \leftarrow r\_Clock\_Count + 1;
 68
 69
                        r_SM_Main
                                     <= s_TX_START_BIT;
 70
                     end
 71
                   else
 72
                     begin
 73
                       r_Clock_Count <= 0;
                       r_SM_Main
 74
                                    <= s_TX_DATA_BITS;
 75
                     end
 76
                 end // case: s_TX_START_BIT
 77
 78
 79
               // Wait CLKS_PER_BIT-1 clock cycles for data bits to finish
 80
               s TX DATA BITS :
 81
                 begin
 82
                   o_Tx_Serial <= r_Tx_Data[r_Bit_Index];</pre>
 83
 84
                   if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
 85
                     begin
                       r_Clock_Count <= r_Clock_Count + 1;
 86
 87
                        r_SM_Main
                                    <= s_TX_DATA_BITS;
 88
                     end
 89
                   else
 90
                     begin
 91
                       r_Clock_Count <= 0;
 92
 93
                        // Check if we have sent out all bits
 94
                       if (r_Bit_Index < 7)
 95
                         begin
 96
                            r_Bit_Index <= r_Bit_Index + 1;</pre>
 97
                            r_SM_Main <= s_TX_DATA_BITS;
 98
                         end
                        else
 99
100
                         begin
101
                            r_Bit_Index <= 0;
102
                            r_SM_Main <= s_TX_STOP_BIT;
103
                         end
                     end
104
105
                 end // case: s_TX_DATA_BITS
106
107
108
               // Send out Stop bit. Stop bit = 1
109
               s_TX_STOP_BIT :
110
                 begin
                   o_Tx_Serial <= 1'b1;</pre>
111
112
                   // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
113
114
                   if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
115
                     begin
116
                       r_Clock_Count <= r_Clock_Count + 1;
117
                       r_SM_Main
                                     <= s_TX_STOP_BIT;
118
                     end
119
                   else
120
                     begin
                       r_Tx_Done
121
                                     <= 1'b1:
122
                       r_Clock_Count <= 0;
                                   <= s_CLEANUP;
e <= 1'b0;
123
                        r_SM_Main
                       r_Tx_Active
124
                     end
125
126
                 end // case: s_Tx_STOP_BIT
```

```
127
128
129
              // Stay here 1 clock
              s CLEANUP :
130
                begin
131
132
                  r_Tx_Done <= 1'b1;
133
                  r SM Main <= s IDLE;
134
135
136
137
              default :
138
                r_SM_Main <= s_IDLE;
139
140
            endcase
141
          end
142
143
        assign o_Tx_Active = r_Tx_Active;
        assign o_Tx_Done = r_Tx_Done;
144
145
146
      endmodule
```

Verilog Testbench (uart_tb.v):

```
// File Downloaded from <a href="http://www.nandland.com">http://www.nandland.com</a>
     3
4
5
     // This testbench will exercise both the UART Tx and Rx.
     // It sends out byte 0xAB over the transmitter
6
     // It then exercises the receive by receiving byte 0x3F
8
     `timescale 1ns/10ps
9
      include "uart_tx.v"
10
     include "uart_rx.v"
11
12
13
     module uart_tb ();
14
15
       // Testbench uses a 10 MHz clock
       // Want to interface to 115200 baud UART
16
17
       // 10000000 / 115200 = 87 Clocks Per Bit.
18
       parameter c_CLOCK_PERIOD_NS = 100;
       parameter c_CLKS_PER_BIT = 87;
19
       parameter c_BIT_PERIOD
20
                                 = 8600:
21
22
       reg r_Clock = 0;
23
       reg r_Tx_DV = 0;
24
       wire w_Tx_Done;
       reg [7:0] r_Tx_Byte = 0;
25
26
       reg r_Rx_Serial = 1;
27
       wire [7:0] w_Rx_Byte;
28
29
30
       // Takes in input byte and serializes it
31
       task UART_WRITE_BYTE;
32
         input [7:0] i_Data;
33
         integer
                    ii;
34
         begin
35
36
          // Send Start Bit
          r Rx Serial <= 1'b0;
37
          #(c_BIT_PERIOD);
38
39
          #1000:
40
41
          // Send Data Byte
42
          for (ii=0; ii<8; ii=ii+1)
43
44
            begin
45
              r_Rx_Serial <= i_Data[ii];
              #(c_BIT_PERIOD);
46
47
            end
48
49
          // Send Stop Bit
50
          r_Rx_Serial <= 1 b1;
51
          #(c_BIT_PERIOD);
52
         end
       endtask // UART_WRITE_BYTE
53
54
55
56
       uart_rx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_RX_INST
         (.i_Clock(r_Clock),
57
58
         .i_Rx_Serial(r_Rx_Serial),
59
         .o Rx DV(),
60
          .o_Rx_Byte(w_Rx_Byte)
61
```

```
62
         uart_tx #(.CLKS_PER_BIT(c_CLKS_PER_BIT)) UART_TX_INST
 63
           (.i_Clock(r_Clock),
 64
            .i_Tx_DV(r_Tx_DV),
.i_Tx_Byte(r_Tx_Byte),
 65
 66
 67
            .o_Tx_Active(),
            .o_Tx_Serial(),
 68
            .o_Tx_Done(w_Tx_Done)
 69
 70
            );
 71
 72
 73
         always
           #(c_CLOCK_PERIOD_NS/2) r_Clock <= !r_Clock;
 74
 75
 76
 77
         // Main Testing:
 78
         initial
 79
          begin
 80
 81
             // Tell UART to send a command (exercise Tx)
             @(posedge r_Clock);
 82
             @(posedge r_Clock);
r_Tx_DV <= 1'b1;
 83
 84
 85
             r_Tx_Byte <= 8'hAB;
             @(posedge r_Clock);
r_Tx_DV <= 1'b0;</pre>
 86
 87
 88
             @(posedge w_Tx_Done);
 89
 90
             // Send a command to the UART (exercise Rx)
 91
             @(posedge r_Clock);
 92
             UART WRITE BYTE(8'h3F);
 93
             @(posedge r_Clock);
 94
 95
             // Check that the correct command was received
 96
             if (w_Rx_Byte == 8'h3F)
 97
               $display("Test Passed - Correct Byte Received");
 98
99
               $display("Test Failed - Incorrect Byte Received");
100
101
           end
102
      endmodule
103
```

All VHDL and Verilog code on this webpage is free to download and modify.

Content cannot be re-hosted without author's permission. (contact me)

Please give credit to www.nandland.com, your support is appreciated!