# MIPS Reference Data

A STATE OF THE STA					
CORE INSTRUCT	ION SE				OPCOD:
NAME, MNEMO	NIIC	FOR-			/ FUNC
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	(Hex) 0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	
Add Imm. Unsigned	100000000000000000000000000000000000000	- 7	R[rt] = R[rs] + SignExtImm		
Add Unsigned	addu	R	R[rd] = R[rs] + SignExtillin $R[rd] = R[rs] + R[rt]$	(2)	9 <sub>hex</sub> 0 / 21 <sub>hes</sub>
And	and	R			
And Immediate			R[rd] = R[rs] & R[rt]	(2)	0 / 24 <sub>bex</sub>
And miniediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c <sub>hex</sub>
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	lhne	I	if(R[rs]!=R[rt])	0.0	5.
	ibne		PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 <sub>hex</sub>
Load Upper Imm.	lui	I	R[rt] = {imm, 16'b0}	(2,1)	fhex
Load Word	lw .	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 <sub>hex</sub>
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	(2)	0 / 27 <sub>hex</sub>
Or	or	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>
Or Immediate	ori		$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d <sub>hex</sub>
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(3)	0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti		R[rt] = (R[rs] < SignExtImm)? 1:	0 (2)	
Set Less Than Imm.			R[rt] = (R[rs] < SignExtImm): 1.	0 (2)	a <sub>hex</sub>
Unsigned	sltiu	I	?1:0	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b <sub>hex</sub>
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	T	M[R[rs]+SignExtImm](7:0) =		28 <sub>hex</sub>
Store Dyte	30	Ť.	R[rt](7:0)	(2)	20hex
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2.7)	38 <sub>hex</sub>
			M[R[rs]+SignExtImm](15:0) =	(2,7)	
Store Halfword	sh	I	R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>hex</sub>
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0/22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
			e overflow exception		
			$nm = \{ 16\{immediate[15]\}, immer = \{ 16\{1b,0\}, immediate \} \}$	diate }	
			nm = { 16{1b'0}, immediate } ldr = { 14{immediate[15]}, immediate	liate. 2	.'b0 }
	(5) Jum	pAdd	r = { PC+4[31:28], address, 2'b0	)}	
	(6) One	rande	considered unsigned numbers (ve	2000	mm)

# **BASIC INSTRUCTION FORMATS**

R	opcode	TS	rt	rd	shamt	funct
	31 26	25 21	20 1	5 15	11 10	65 0
I	opcode	rs	rt		immedia	ite
	31 26	25 21	20 10	5 15		0
J	opcode			address	3	
	31 26	25				0

(6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

ARITHMETIC CORE INSTRUCTION SE	Т
--------------------------------	---

ARITHMETIC CORE IN	ISTRI	JCTION SET (2)	OPCODE
		<u> </u>	/ FMT /FT
	FOR		/ FUNCT
NAME, MNEMONIC	MA	or Bruttion,	(Hex)
Branch On FP True bolt		if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False boli	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned divi	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single add.	s FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add add.	i FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	44.444.10
Double add.	ı rk	{F[ft],F[ft+1]}	11/11//0
FP Compare Single c.x.s	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11/ /
Double	247.5	$\{F[ft],F[ft+1]\}\}$ ? 1:0	11/11//y
* (x is eq, lt, or le)	(op is	=, <, or <=) (y is 32, 3c, or 3c)	
	FR.	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	i FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double		{F[ft],F[ft+1]}	11/11//5
FP Multiply Single mul.	s FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	i FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double mui.		{F[ft],F[ft+1]}	
FP Subtract Single sub.	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double Sub.		{F[ft],F[ft+1]}	
Load FP Single lwc1	I	F[rt]=M[R[rs]+SignExtImm]  (2)	31//
Load FP	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double Tues	_	F[rt+1]=M[R[rs]+SignExtImm+4]	
Move From Hi mfhi		R[rd] = Hi	0 ///10
Move From Lo mflo	33	R[rd] = Lo	0 ///12
Move From Control mfc0		R[rd] = CR[rs]	10 /0//0
Multiply mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith. sra	R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	T	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	*	M[R[rs]+SignExtImm+4] = F[rt+1]	JW//

# FLOATING-POINT INSTRUCTION FORMATS

FR	opco	ode	fmt		ft	fs		fd	funct
	31	26 25	5	21 20	16	15	11 10	6.5	0
FI	opco	ode	fmt		ft		im	nediate	
	31	26 25	5	21 20	16	15			0

# **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

# REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
Szero	0	The Constant Value 0	N.A.
Sat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
Sa0-Sa3	4-7	Arguments	No
St0-St7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCOL	DES, BAS	E CONVE	RSI	ON. A	SCII	SYME	BOLS		3	
		(2) MIPS	Т				ASCII		Неха-	ASCII
opcode	funct	funct	В	inary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	1		mal	mal	acter	mal	mal	acter
(1)	sll	add,f	00	0000	0	0	NUL	64	40	(a)
100000		$\mathrm{sub}.f$	00	0001	1	1	SOH	65	41	Ã
j	srl	${\tt mul.} f$	00	0010	2	2	STX	66	42	В
jal	sra	div.f	1000000	0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	50000	0100	4	4	EOT	68	44	D
bne		abs.f	17000	0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	PER RES	0110	6	6	ACK	70	46	F
bgtz	srav	neg.f		0111	7	7	BEL	71	47	G
addi	jr		10000	1000	8	8	BS	72	48	Н
addiu	jalr		100000000	1001	9	9	HT	73	49	I
slti	MOVZ		10000000	1010	10	a	LF	74	4a	J
sltiu	movn			1011	11	b	VT	75	4b	K
andi	syscall	round.w.f		1100	12	C	FF	76	4c	L
xori	break	trunc.w.f		1101	13	d	CR	77	4d	M
lui	sync	ceil.w.f floor.w.f		1110	14 15	e f	SO	78	4e	N
141	mfhi	11001.W.J	01	0000	16	10	SI	79	4f	0
(2)	mthi			0000	17	11	DLE DC1	80 81	50 51	P
(-)	mflo	movz.f		0010	18	12	DC1	82	52	Q R
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20	14	DC4	84	54	T
				0101	21	15	NAK	85	55	Û
				0110	22	16	SYN	86	56	V
				0111	23	17	ETB	87	57	W
	mult ·		100000	1000	24	18	CAN	88	58	X
	multu		01	1001	25	19	EM	89	59	Y
	dív		01	1010	26	1a	SUB	90	5a	Z
	divu		01	1011	27	1b	ESC	91	5b	]
			01	1100	28	1c	FS	92	5c	1
				1101	29	1d	GS	93	5d	ļ
			01	1110	30	le	RS	94	5e	Å
				1111	31	1f	US	95	5f	_
1b	add	cvt.s.f		0000	32	20	Space	96	60	•
lh	addu	cvt.d,f		0001	33	21	!	97	61	a
1w1	sub			0010	34	22	"	98	62	ь
lw	subu			0011	35	23	#	99	63	С
lbu	and	cvt.w.f		0100	36	24	S	100	64	d
lhų	or			0101	37	25	%	101	65	e
lwr	xor			0110	38	26	&	102	66	f
a la	nor			0111	39	27	,	103	67	g
sb sh				1000 1001	40	28	(	104	68	h
swl	slt			1010	41 42	29	) *	105	69	i
SW	sltu			1011	43	2a 2b	+	106 107	6a	j
U11	Jaca -			1100	44	2c		107	6b 6c	k
				1101	45	2d	-	109	6d	100000
swr				1110	46	2e	1750	110	6e	m n
cache				1111	47	2f	1	111	6f	0
11	tge	c.f,f		0000	48	30	0	112	70	р
lwc1	tgeu			0001	49	31	1	113	71	q
lwc2	tit			0010	50	32	2	114	72	r
pref	tltu			0011	51	33	3	115	73	S
	teq			0100	52	34	4	116	74	t
ldcl		c.ult.f		0101	53	35	5	117	75	u
1dc2	tne	c.ole.f		0110	54	36	6	118	76	v
		c.ule.f		0111	55	37	7	119	77	W
sc		c.sf.f		1000	56	38	8	120	78	X
swcl				1001	57	39	9	121	79	y
swc2				1010	58	3a	:	122	7a	Z
				1011	59	3Ъ	;	123	7b	{
				1100	60	3c	<	124	7c	
sdcl				1101	61	3d	=	125	7d	}
sdc2		c.le.f	11.	1110	62	3e	>	126	7e	~


c.ngt.f | 11 1111 (1) opcode(31:26) == 0

# IEEE 754 FLOATING-POINT STANDARD

(-1)<sup>S</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Single Precision Bias = 127, Double Precision Bias = 1023.

# IEEE Single Precision and Double Precision Formats:


IEEE 754 Symbols Exponent Fraction Object 0 ± 0 0 **≠**0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num MAX 0 ±∞ MAX **≠**0 NaN S.P. MAX = 255, D.P. MAX = 2047



# MEMORY ALLOCATION Ssp → 7fff fffchex Stack Dynamic Data Static Data

Text

Reserved



### DATA ALIGNMENT

pc →0040 0000<sub>hex</sub>

1000 0000<sub>hex</sub>

	Wo	rd			W	ord	
Halfv	vord	Half	word	Half	word	Half	word
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Value of three least significant bits of byte address (Big Endian)

# **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**

B D	Interrupt Mask		Excep		
31	15	8	6	2	194281155
	Pending		U	E	
	Interrupt		M	L	E
	15	8	4	1	0

 $BD = Branch\ Delay,\ UM = User\ Mode,\ EL = Exception\ Level,\ IE = Interrupt\ Enable$ 

# **EXCEPTION CODES**

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Вр	Breakpoint Exception
4	AdEL	(load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10-15	femto-
$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
$10^{12}, 2^{40}$	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

7f DEL

<sup>(2)</sup> opcode(31:26) ==  $17_{\text{ten}}$  (11<sub>hex</sub>); if fmt(25:21)== $16_{\text{ten}}$  (10<sub>hex</sub>) f = s (single); if fmt(25:21)== $17_{\text{ten}}$  (11<sub>hex</sub>) f = d (double)